KR970055597A - Arithmetic unit of audio decoder - Google Patents
Arithmetic unit of audio decoder Download PDFInfo
- Publication number
- KR970055597A KR970055597A KR1019950067195A KR19950067195A KR970055597A KR 970055597 A KR970055597 A KR 970055597A KR 1019950067195 A KR1019950067195 A KR 1019950067195A KR 19950067195 A KR19950067195 A KR 19950067195A KR 970055597 A KR970055597 A KR 970055597A
- Authority
- KR
- South Korea
- Prior art keywords
- data
- sample data
- scale
- information
- bit allocation
- Prior art date
Links
Landscapes
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Abstract
본 발명은 MPEG(Moving Picture Experts Grouping)에 사용되어 압축된 오디오 데이터를 복원 연산처리를 수행하는 오디오 디코더의 연산장치에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a computing device of an audio decoder used for moving picture experts grouping (MPEG) to perform reconstruction processing of compressed audio data.
본 발명은 데이터를 분석하고 샘플데이터에 대한 비트할당정보 및 스케일펙트 인덱스정보 및 스케일페트 선택정보를 출력하는 인터페이스부를 포함하여The present invention includes an interface unit for analyzing data and outputting bit allocation information, scale defect index information, and scale pet selection information for sample data.
“〔C×(D+샘플데이터)〕×SEI”“[C × (D + Sample Data)] × SEI”
C.D:비트할당정보, 샘플데이터:압축된 각각의 데이터. SFI:스케일펙트 인덱스값의 식으로 오디오 데이터를 복원연산 처리하는 것을 특징으로 한다.C.D: Bit allocation information, sample data: Each compressed data. SFI: Reconstruction processing for audio data in the form of a scale defect index value.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제1도는 본 발명에 의한 오디오 디코더의 연산장치의 구성을나타내는 블록도.1 is a block diagram showing the configuration of an arithmetic unit of an audio decoder according to the present invention.
제2도는 본 발명에 사용되는 제어신호를 나타내는 타이밍(timing)도.2 is a timing diagram showing a control signal used in the present invention.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950067195A KR970055597A (en) | 1995-12-29 | 1995-12-29 | Arithmetic unit of audio decoder |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950067195A KR970055597A (en) | 1995-12-29 | 1995-12-29 | Arithmetic unit of audio decoder |
Publications (1)
Publication Number | Publication Date |
---|---|
KR970055597A true KR970055597A (en) | 1997-07-31 |
Family
ID=66638210
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019950067195A KR970055597A (en) | 1995-12-29 | 1995-12-29 | Arithmetic unit of audio decoder |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR970055597A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100760976B1 (en) * | 2005-08-01 | 2007-09-21 | (주)펄서스 테크놀러지 | Computing circuits and method for running an mpeg-2 aac or mpeg-4 aac audio decoding algorithm on programmable processors |
-
1995
- 1995-12-29 KR KR1019950067195A patent/KR970055597A/en not_active Application Discontinuation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100760976B1 (en) * | 2005-08-01 | 2007-09-21 | (주)펄서스 테크놀러지 | Computing circuits and method for running an mpeg-2 aac or mpeg-4 aac audio decoding algorithm on programmable processors |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR960039842A (en) | Data Synchronizer and Method | |
KR930005467A (en) | Device for splitting video signal between two channels | |
KR950020196A (en) | Integrated multimedia board circuit for high speed local bus | |
DE69418678D1 (en) | RATIONAL ARRANGEMENT OF INPUT BUFFERS FOR ADDITIONAL INFORMATION IN VIDEO AND AUDIO SIGNAL PROCESSING SYSTEMS | |
TW324813B (en) | Image encoded data transforming apparatus | |
ATE205324T1 (en) | METHOD AND DEVICE FOR CHANGING THE SOUND AND/OR PITCH OF AUDIO SIGNALS | |
DE3688298D1 (en) | VIDEO SIGNAL PROCESSING. | |
BR9811615A (en) | Processes and apparatus for reducing scattering in an input digital signal that includes a first sequence of sample values, and for processing acoustic signal information | |
KR920020951A (en) | Video signal processing device | |
KR900015024A (en) | Correlation Computing Device | |
KR930003574A (en) | Digital video signal decoding device | |
KR910008565A (en) | Branch control circuit | |
KR970055597A (en) | Arithmetic unit of audio decoder | |
KR910011051A (en) | Image Coding Device | |
KR920003741A (en) | Video signal processing method | |
KR970023368A (en) | Memory device for digital image signal, writing method and reading method in the device | |
JPS63228281A (en) | Memory card | |
KR970008055A (en) | Video signal processing device | |
KR970017474A (en) | Coded Data Rearrangement Circuit in Digital Image Coding Device | |
KR970055606A (en) | Bit allocation method of digital audio encoder and apparatus therefor | |
KR930001050A (en) | Audio signal recording and reproducing apparatus using semiconductor memory | |
RU96111329A (en) | DEVICE FOR DIGITAL SIGNAL PROCESSING | |
KR950020288A (en) | Histogram Generator of Video Signal | |
KR950035404A (en) | Image Compression and Restoration System | |
KR970032138A (en) | Run length encoder using multiplex |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E601 | Decision to refuse application |