KR970055488A - Input buffer circuit - Google Patents
Input buffer circuit Download PDFInfo
- Publication number
- KR970055488A KR970055488A KR1019950057081A KR19950057081A KR970055488A KR 970055488 A KR970055488 A KR 970055488A KR 1019950057081 A KR1019950057081 A KR 1019950057081A KR 19950057081 A KR19950057081 A KR 19950057081A KR 970055488 A KR970055488 A KR 970055488A
- Authority
- KR
- South Korea
- Prior art keywords
- input
- voltage
- buffer circuit
- input buffer
- logic unit
- Prior art date
Links
Landscapes
- Logic Circuits (AREA)
Abstract
본 발명은 입력 버퍼회로에 관한 것으로서, 더 상세하게는 외부인터페이스부에서 입력되는 소정범위의 전압 크기에 상관없이 안전하게 동작하는 입력 버퍼회로에 관한 것이다. 이를 위한 본 발명은, 소정의 외부 인터페이스와 접속되는 입력패드를 구비하고 상기 입력패드를 통해 입력되는 신호 전압을 버퍼한 후 그 버퍼된 신호를 소정의 코어 로직부에 전달하는 입력 버퍼회로에 있어서, 상기 입력패드에 그 드레인 단자를 접속하고 그 게이트 단자에는 상기 코어 로직부를 구동하는 전압과 같은 크기의 전압을 인가하여 상기 드레인 단자와 그 소오스 단자를 보호(protection) 다이오드 수단으로서 작용시키는 NMOS 트랜지스터를 포함하는 것을 특징으로 한다.The present invention relates to an input buffer circuit, and more particularly, to an input buffer circuit that operates safely regardless of a voltage range of a predetermined range input from an external interface unit. According to the present invention, an input buffer circuit having an input pad connected to a predetermined external interface and buffering a signal voltage input through the input pad and transferring the buffered signal to a predetermined core logic unit, An NMOS transistor for connecting the drain terminal to the input pad and applying a voltage equal to the voltage for driving the core logic unit to act as a protection diode means by applying the drain terminal and the source terminal to the gate terminal; Characterized in that.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제2도는 본 발명에 따른 입력 버퍼 회로를 도시한 회로도.2 is a circuit diagram showing an input buffer circuit according to the present invention.
Claims (2)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950057081A KR970055488A (en) | 1995-12-26 | 1995-12-26 | Input buffer circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950057081A KR970055488A (en) | 1995-12-26 | 1995-12-26 | Input buffer circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
KR970055488A true KR970055488A (en) | 1997-07-31 |
Family
ID=66618410
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019950057081A KR970055488A (en) | 1995-12-26 | 1995-12-26 | Input buffer circuit |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR970055488A (en) |
-
1995
- 1995-12-26 KR KR1019950057081A patent/KR970055488A/en not_active Application Discontinuation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR950030487A (en) | CMOS Data Output Buffer Prevents Latch-Up | |
KR910003940A (en) | Semiconductor integrated circuit | |
KR950026117A (en) | Boost strap circuit for high speed data transfer | |
KR970705237A (en) | Supply and interface configurable input / output buffers (SUPPLY AND INTERFACE CONFIGURABLE INPUT / OUTPUT BUFFER) | |
KR940010529A (en) | Input buffer | |
KR850008567A (en) | Semiconductor integrated circuit | |
KR960009408A (en) | Noise Reduction Output Buffer | |
KR970055488A (en) | Input buffer circuit | |
KR910017758A (en) | Semiconductor circuit device | |
KR970055489A (en) | Bidirectional I / O Buffer | |
KR890007286A (en) | Control signal output circuit | |
KR970019082A (en) | Exclusive OR operation unit | |
KR970019058A (en) | Output pad circuit | |
KR940020422A (en) | Output buffer circuit of semiconductor memory device | |
KR930014570A (en) | Output buffer circuit | |
KR970055511A (en) | Improved Exclusive NOR / OR Circuit | |
KR960011719A (en) | Input and output buffers that can input 3V / 5V data | |
KR970002828A (en) | Pull-Up / Pull-Down Bidirectional Data Input and Output Short Circuit with Enable | |
KR970049433A (en) | Data Compression Circuit Using Pass Transistor Multiplexer | |
KR970078014A (en) | Semiconductor device with bidirectional buffer | |
KR970055149A (en) | I / O circuit | |
KR960043517A (en) | Active input buffer to external voltage | |
KR970024601A (en) | Exclusive OR circuit | |
KR970076207A (en) | Input stage circuit of Micro-Procesor | |
KR960016138A (en) | Availability delay circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WITN | Withdrawal due to no request for examination |