KR970054177A - High Efficiency High Speed Synchronous Mask Rom - Google Patents

High Efficiency High Speed Synchronous Mask Rom Download PDF

Info

Publication number
KR970054177A
KR970054177A KR1019950054619A KR19950054619A KR970054177A KR 970054177 A KR970054177 A KR 970054177A KR 1019950054619 A KR1019950054619 A KR 1019950054619A KR 19950054619 A KR19950054619 A KR 19950054619A KR 970054177 A KR970054177 A KR 970054177A
Authority
KR
South Korea
Prior art keywords
clock
mask rom
high speed
synchronous
speed
Prior art date
Application number
KR1019950054619A
Other languages
Korean (ko)
Other versions
KR100228422B1 (en
Inventor
김재형
Original Assignee
김주용
현대전자산업 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김주용, 현대전자산업 주식회사 filed Critical 김주용
Priority to KR1019950054619A priority Critical patent/KR100228422B1/en
Publication of KR970054177A publication Critical patent/KR970054177A/en
Application granted granted Critical
Publication of KR100228422B1 publication Critical patent/KR100228422B1/en

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
    • G11C17/08—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements
    • G11C17/10—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements in which contents are determined during manufacturing by a predetermined arrangement of coupling elements, e.g. mask-programmable ROM
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G11C5/147—Voltage reference generators, voltage or current regulators; Internally lowered supply levels; Compensation for voltage drops
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1057—Data output buffers, e.g. comprising level conversion circuits, circuits for adapting load
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G11C7/222—Clock generating, synchronizing or distributing circuits within memory device
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/06—Address interface arrangements, e.g. address buffers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/10—Decoders

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Read Only Memory (AREA)

Abstract

본 발명은 고효율 고속 동기형 마스크 롬에 관한 것이다.The present invention relates to a high efficiency high speed synchronous mask ROM.

종래 동기형 마스크 롬은 그 응용분야인 전자수첩이나 프린터등의 사무 자동화기기 그리고 빠른 속도를 요구 하는 게임기등에 사용할 경우 많은 전력을 소모할 뿐만 아니라 외부의 동기 클럭이 변했을 때 이를 수용할 없어 항상 외부의 클럭 속도를 알고 다음에 동기형 마스클 롬을 설계해아 하는 번거로움 및 판매시기를 맞추기 어려운 문제점이 있었다.Conventional synchronous mask ROM not only consumes a lot of power when used in application fields such as electronic notebooks, printers, office automation devices, and game machines that require high speed, but also cannot accommodate when the external synchronous clock changes. Knowing the clock speed and then having to design a synchronous masque next time has been a difficult and time-to-market problem.

따라서 본 발명은 상기한 종래기술의 문제점을 개선코자 하여 안출되니 것으로서, 클럭신호와 래치회로를 추가하고 마스크 롬의 각 블럭을 세부적으로 나누어 기존의 동기형 마스크 롬과 같이 슈퍼 파이프(Super Pipeline) 방식의개념을 도입하고 외부 클럭속도를 빠른 속도로 적응하는 회로를 추가하고 또한 저전압에서 동작할 수 있도록 전원레벨 변환기(Voltage Down Converter)를 사용함으로서, 고효율 및 고속화 하도록 하는 것이다.Therefore, the present invention is devised to improve the above-described problems of the prior art, and adds a clock signal and a latch circuit, and divides each block of the mask ROM in detail, such as a super pipeline scheme like a conventional synchronous mask ROM. Introducing the concept, adding a circuit that adapts the external clock speed at a high speed, and using a voltage down converter to operate at a low voltage, thereby increasing efficiency and speed.

Description

고효율 고속동기형 마스크 롬High Efficiency High Speed Synchronous Mask Rom

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도는 본 발명에 의한 고효율 고속동기형 마스크 롬의 블록 구성도.2 is a block diagram of a high-efficiency high-speed synchronous mask ROM according to the present invention.

Claims (2)

외부로 부터 공급된 고전위의 공급전원을 소정레벨의 구동전원으로 하강시켜 각부에 공급하는 전원레벨 변환수단과, 상기 전원레벨 변환수단으로 부터 구동전원을 공급받아 칩 인에이블 버퍼로부터 칩 인에이블 신호가 입력됨에 따라 외부 중앙처리장치로부터 공급되는 외부 클럭에 내부 클럭을 동기시키는 기준신호를 발생하여 각 래치부의 동기를 클럭을 발진하는 클럭 발진부에 공급하는 발진클럭 동기수잔을 포함하여 구성된 것을 특징으로 한 고효율 고속 동기형 마스크 롬.A power level converting means for lowering the high-potential power supplied from the outside into a driving power having a predetermined level and supplying the power to each part; The oscillation clock synchronization unit is configured to generate a reference signal for synchronizing an internal clock with an external clock supplied from an external central processing unit and supply the synchronization of each latch unit to a clock oscillator for oscillating a clock. High efficiency, high speed synchronous mask ROM. 제1항에 있어서, 상기 발진클럭 동기수단은 클럭 발진부에 입력되는 기준클럭을 궤환루프를 통해 연속적으로 저정하여 외부 중앙처리장치로부터 공급된 클럭의 위상에 동기시킨 기준클럭을 상기 클럭 발진부에 공급하는 위상 비교기와 저역필터와 전압제어 발진기로 구성된 위상 동기루프로 이루어짐을 특징으로 한 고효율 고속 동기형 마스크 롬.The clock oscillator of claim 1, wherein the oscillation clock synchronizing means continuously stores a reference clock inputted to a clock oscillator through a feedback loop to supply a reference clock synchronized with a phase of a clock supplied from an external central processing unit. High-efficiency, high-speed synchronous mask ROM characterized by a phase-locked loop consisting of a phase comparator, a low pass filter, and a voltage controlled oscillator. ※참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: It is to be disclosed based on the initial application.
KR1019950054619A 1995-12-22 1995-12-22 High-efficient high-speed synchronous mask rom KR100228422B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950054619A KR100228422B1 (en) 1995-12-22 1995-12-22 High-efficient high-speed synchronous mask rom

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950054619A KR100228422B1 (en) 1995-12-22 1995-12-22 High-efficient high-speed synchronous mask rom

Publications (2)

Publication Number Publication Date
KR970054177A true KR970054177A (en) 1997-07-31
KR100228422B1 KR100228422B1 (en) 1999-11-01

Family

ID=19443191

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950054619A KR100228422B1 (en) 1995-12-22 1995-12-22 High-efficient high-speed synchronous mask rom

Country Status (1)

Country Link
KR (1) KR100228422B1 (en)

Also Published As

Publication number Publication date
KR100228422B1 (en) 1999-11-01

Similar Documents

Publication Publication Date Title
KR100379766B1 (en) Pll system clock generator with instantaneous clock frequency shifting
KR920704411A (en) Voltage controlled oscillator circuit and phase locked circuit
KR930005352A (en) Semiconductor integrated circuit
KR970072709A (en) Frequency multiplication circuit
KR960012710A (en) Voltage-controlled oscillator without resistor
KR960028380A (en) Clock Delay Compensation and Duty Control System for Phase-locked Loop Circuits
DE69811384D1 (en) PHASE CONTROL CIRCUIT AND METHOD FOR AUTOMATICALLY LOCKING ON A VARIABLE INPUT FREQUENCY
KR940012854A (en) Phase-locked loop with stable phase discriminator
KR950029904A (en) Clock signal generation method and apparatus
KR970054177A (en) High Efficiency High Speed Synchronous Mask Rom
KR100256838B1 (en) Pll circuit and noise reduction method for pll circuit
KR970024561A (en) Clock Generators for Microprocessors
KR880014744A (en) Phase locked loop
JP2636835B2 (en) Frequency control circuit
TW331055B (en) Phase locked loop having DC level capture circuit
JPH05303444A (en) Clock signal feeder
JP2022156708A (en) Clock synchronization circuit, semiconductor device, and clock synchronization method
JPS6413833A (en) Frame synchronizing clock generating circuit
KR960027350A (en) Clock generator
KR970005112Y1 (en) Phase locking device
JP2910643B2 (en) Phase locked loop
KR0135204B1 (en) Synchronizer for switching system
JPS62279713A (en) 56khz clock generation circuit
KR970031299A (en) Voltage controlled oscillator
KR950033876A (en) High Speed Bit Data Multiplexer

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20060720

Year of fee payment: 8

LAPS Lapse due to unpaid annual fee