KR970030289A - Method of fabricating semiconductor device - Google Patents

Method of fabricating semiconductor device Download PDF

Info

Publication number
KR970030289A
KR970030289A KR1019950039896A KR19950039896A KR970030289A KR 970030289 A KR970030289 A KR 970030289A KR 1019950039896 A KR1019950039896 A KR 1019950039896A KR 19950039896 A KR19950039896 A KR 19950039896A KR 970030289 A KR970030289 A KR 970030289A
Authority
KR
South Korea
Prior art keywords
polycrystalline silicon
silicon film
semiconductor device
forming
blocking layer
Prior art date
Application number
KR1019950039896A
Other languages
Korean (ko)
Inventor
신종철
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019950039896A priority Critical patent/KR970030289A/en
Publication of KR970030289A publication Critical patent/KR970030289A/en

Links

Landscapes

  • Formation Of Insulating Films (AREA)

Abstract

본 발명은 한번의 공정으로 서로 다른 농도분포를 갖도록 다결정 실리콘막을 도핑시켜 줄 수 있는 반도체 장치의 제조방법에 관한 것이다. 본 발명의 반도체 장치의 제조방법은 실리콘 기판상에 절연막을 형성하는 공정과, 절연막상에 다결정 실리콘막을 증착하는 공정과, 비저항이 낮은 소자가 형성될 부분의 다결정 실리콘막상에 블록킹층을 형성하는 공정과, 다결정 실리콘막으로 불순물을 도핑시켜 상부에 블록킹층이 형성된 구분과 그 이외의 부분간에 서로 다른 비저항을 갖는 다결정 실리콘막을 형성하는 공정을 포함한다.The present invention relates to a method for manufacturing a semiconductor device capable of doping a polycrystalline silicon film to have different concentration distributions in one step. The method of manufacturing a semiconductor device of the present invention includes the steps of forming an insulating film on a silicon substrate, a step of depositing a polycrystalline silicon film on the insulating film, and a step of forming a blocking layer on the polycrystalline silicon film in a portion where a low resistivity element is to be formed. And a step of forming a polycrystalline silicon film having a specific resistivity different between the division where the blocking layer is formed on the upper portion and other portions by doping impurities with the polycrystalline silicon film.

Description

반도체 장치의 제조방법(method of fabricating semiconductor device)Method of fabricating semiconductor device

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제2도(a)-(d)는 본 발명의 제1실시예에 따른 반도체 장치의 제조공정도.2A to 2D are manufacturing process diagrams of a semiconductor device according to a first embodiment of the present invention.

Claims (5)

실리콘 기판(21)상에 절연막(22)을 형성하는 공정과, 절연막(22)상에 다결정 실리콘막(23)을 증착하는 공정과, 비저항이 낮은 소자가 형성될 부분의 다결정 실리콘막(23)상에 블록킹층(24)을 형성하는 공정과, 다결정 실리콘막(23)으로 불순물을 도핑시켜 상부에 블록킹층이 형성된 부분과 그 이외의 부분간에 서로 다른 비저항을 갖는 다결정 실리콘막(23)을 형성하는 공정을 포함하는 것을 특징으로 하는 반도체 소자의 제조방법.A process of forming the insulating film 22 on the silicon substrate 21, the process of depositing the polycrystalline silicon film 23 on the insulating film 22, and the polycrystalline silicon film 23 of the part where a low resistivity element is to be formed. Forming a blocking layer 24 thereon, and forming a polycrystalline silicon film 23 having different resistivity between a portion where the blocking layer is formed and other portions by doping impurities with the polycrystalline silicon film 23. A method of manufacturing a semiconductor device, comprising the step of. 제1항에 있어서, 블록킹층(14)은 다결정 실리콘막에 비하여 도핑시키고자 하는 불순물의 확산이 잘이루어지지 않는 물질이 사용되는 것을 특징으로 하는 반도체 소자의 제조방법.The method of manufacturing a semiconductor device according to claim 1, wherein the blocking layer (14) is made of a material which is less prone to diffusion of impurities to be doped than a polycrystalline silicon film. 제2항에 있어서, 블록킹층(14)으로 질화막, 또는 산화막중 하나가 사용되는 것을 특징으로 하는 반도체 소자의 제조방법.The method of manufacturing a semiconductor device according to claim 2, wherein a nitride film or an oxide film is used as the blocking layer (14). 제1항에 있어서, 블록킹층(14)의 두께는 도핑시키고자 하는 다결정 실리콘막(23)의 농도에 반비례하는 것을 특징으로 하는 반도체 소자의 제조방법.The method of manufacturing a semiconductor device according to claim 1, wherein the thickness of the blocking layer (14) is inversely proportional to the concentration of the polycrystalline silicon film (23) to be doped. 실리콘 기판(31)상에 절연막(12)을 형성하는 공정과, 절연막(12)상에 다결정 실리콘막(13)을 형성하는 공정과, 다결정 실리콘막의 전면상에 블록킹층(14)을 형성하는 공정과, 기판의 전편 및 이면으로 동시에 불순물을 이온주입하여 다결정 실리콘막(13)은 상대적으로 저농도로 도핑시킴과 동시에, 기판의 이면내에는 상대적으로 고농도의 게터링용 불순물 영역(16)을 형성하는 공정을 포함하는 것을 특징으로 하는 반도체 소자의 제조방법.Forming an insulating film 12 on the silicon substrate 31, forming a polycrystalline silicon film 13 on the insulating film 12, and forming a blocking layer 14 on the entire surface of the polycrystalline silicon film. And simultaneously implanting impurities into the front and rear surfaces of the substrate to dop the polycrystalline silicon film 13 at a relatively low concentration, and to form a relatively high concentration of gettering impurity region 16 on the back surface of the substrate. A method of manufacturing a semiconductor device comprising the step.
KR1019950039896A 1995-11-06 1995-11-06 Method of fabricating semiconductor device KR970030289A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950039896A KR970030289A (en) 1995-11-06 1995-11-06 Method of fabricating semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950039896A KR970030289A (en) 1995-11-06 1995-11-06 Method of fabricating semiconductor device

Publications (1)

Publication Number Publication Date
KR970030289A true KR970030289A (en) 1997-06-26

Family

ID=66587462

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950039896A KR970030289A (en) 1995-11-06 1995-11-06 Method of fabricating semiconductor device

Country Status (1)

Country Link
KR (1) KR970030289A (en)

Similar Documents

Publication Publication Date Title
CA1038967A (en) Mosfet transistor and method of fabrication
KR910001937A (en) High voltage IC manufacturing method
US4210993A (en) Method for fabricating a field effect transistor
US3978511A (en) Semiconductor diode and method of manufacturing same
JPH09504411A (en) Self-aligned CMOS process
US5346860A (en) Method for fabricating an interconnect structure in an integrated circuit
US4837177A (en) Method of making bipolar semiconductor device having a conductive recombination layer
US4194934A (en) Method of passivating a semiconductor device utilizing dual polycrystalline layers
US5141887A (en) Low voltage, deep junction device and method
EP0391561A3 (en) Forming wells in semiconductor devices
US4881115A (en) Bipolar semiconductor device having a conductive recombination layer
KR940002952A (en) Semiconductor device and manufacturing method thereof
KR970030289A (en) Method of fabricating semiconductor device
EP0398291A3 (en) Method for manufacturing a semiconductor integrated circuit
EP0367293B1 (en) Methods of fabricating semiconductor devices having a bipolar transistor
US4771009A (en) Process for manufacturing semiconductor devices by implantation and diffusion
JP2658163B2 (en) Method of manufacturing MIS type semiconductor device
KR0178994B1 (en) Method for forming an isolation region of junction
JPH01143358A (en) Manufacture of mos semiconductor integrated circuit device
JP3520750B2 (en) Manufacturing method of bipolar semiconductor device
JP3108208B2 (en) Method for manufacturing semiconductor device
JPH03132019A (en) Manufacture of semiconductor device
KR970052987A (en) Well Formation Method of Semiconductor Device
JPS6354212B2 (en)
KR970030503A (en) Manufacturing method of semiconductor device

Legal Events

Date Code Title Description
WITN Withdrawal due to no request for examination