KR970029779A - Word line drive - Google Patents

Word line drive Download PDF

Info

Publication number
KR970029779A
KR970029779A KR1019950040049A KR19950040049A KR970029779A KR 970029779 A KR970029779 A KR 970029779A KR 1019950040049 A KR1019950040049 A KR 1019950040049A KR 19950040049 A KR19950040049 A KR 19950040049A KR 970029779 A KR970029779 A KR 970029779A
Authority
KR
South Korea
Prior art keywords
word line
memory cell
line driver
driving
decoder
Prior art date
Application number
KR1019950040049A
Other languages
Korean (ko)
Other versions
KR100206869B1 (en
Inventor
안종구
Original Assignee
문정환
Lg 반도체주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 문정환, Lg 반도체주식회사 filed Critical 문정환
Priority to KR1019950040049A priority Critical patent/KR100206869B1/en
Publication of KR970029779A publication Critical patent/KR970029779A/en
Application granted granted Critical
Publication of KR100206869B1 publication Critical patent/KR100206869B1/en

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C8/00Arrangements for selecting an address in a digital store
    • G11C8/08Word line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, for word lines
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C8/00Arrangements for selecting an address in a digital store
    • G11C8/14Word line organisation; Word line lay-out

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Static Random-Access Memory (AREA)
  • Dram (AREA)
  • Semiconductor Memories (AREA)

Abstract

본 발명은 메모리셀의 워드라인을 구동하기 위한 워드라인 구동장치에 관한 것으로, 다수의 메모리셀에 대하여 디코더 및 워드라인 구동장치를 공통으로 사용하여 워드라인을 선택적으로 구동함으로써 칩 사이즈를 줄이는데 목적이 있는 것으로, 이와같은 목적은 디코더에서 워드라인 구동신호를 입력받아 각 메모리셀의 워드라인을 선택적으로 구동하는 워드라인 구동부는 다수의 메모리셀 사이에 위치하고, 그 워드라인 구동부와 메모리셀의 워드라인은 각각 금속배선으로 연결되어지게 구성함으로써 달성되는 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a word line driving apparatus for driving a word line of a memory cell, and an object thereof is to reduce chip size by selectively driving a word line using a decoder and a word line driving apparatus for a plurality of memory cells in common. For this purpose, a word line driver for receiving a word line drive signal from a decoder and selectively driving a word line of each memory cell is located between a plurality of memory cells, and the word line driver and the word line of the memory cell This is achieved by configuring each to be connected by metal wiring.

Description

워드라인 구동장치Word line drive

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제3도는 본 발명 워드라인 구동장치를 나타낸 블럭도.3 is a block diagram showing the word line driving apparatus of the present invention.

제4도는 제3도 워드라인 구동부의 상세 회로도.4 is a detailed circuit diagram of the word line driver of FIG. 3.

제5도는 본 발명의 다른 실시예를 나타낸 블럭도.5 is a block diagram showing another embodiment of the present invention.

Claims (3)

디코더에서 워드라인 구동신호를 입력받아 각 메모리셀의 워드라인을 선택적으로 구동하는 워드라인 구동부는 다수의 메모리셀 사이에 위치하고, 그 워드라인 구동부와 메모리셀의 워드라인은 각각 금속배선으로 연결되어지게 구성하여 된 것을 특징으로 하는 워드라인 구동장치.The word line driver which receives the word line driving signal from the decoder and selectively drives the word line of each memory cell is located between the plurality of memory cells, and the word line driver and the word line of the memory cell are each connected by metal wiring. Word line drive device characterized in that the configuration. 제1항에 있어서, 디코더는 다수의 메모리셀의 워드라인을 구동할 수 있도록 워드라인 구동신호를 디코딩하여 출력하는 것을 특징으로 하는 워드라인 구동장치.The word line driving apparatus of claim 1, wherein the decoder decodes and outputs a word line driving signal to drive word lines of a plurality of memory cells. 제1항에 있어서, 워드라인 구동부는 각 메모리셀의 워드라인을 선택하여 구동하기 위한 워드라인 구동기가 상호 대칭적으로 이루어지도록 구성된 것을 특징으로 하는 워드라인 구동장치.The word line driver of claim 1, wherein the word line driver is configured such that a word line driver for selecting and driving a word line of each memory cell is symmetrically formed. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950040049A 1995-11-07 1995-11-07 Word line driving circuit KR100206869B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950040049A KR100206869B1 (en) 1995-11-07 1995-11-07 Word line driving circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950040049A KR100206869B1 (en) 1995-11-07 1995-11-07 Word line driving circuit

Publications (2)

Publication Number Publication Date
KR970029779A true KR970029779A (en) 1997-06-26
KR100206869B1 KR100206869B1 (en) 1999-07-01

Family

ID=19433211

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950040049A KR100206869B1 (en) 1995-11-07 1995-11-07 Word line driving circuit

Country Status (1)

Country Link
KR (1) KR100206869B1 (en)

Also Published As

Publication number Publication date
KR100206869B1 (en) 1999-07-01

Similar Documents

Publication Publication Date Title
KR920008768A (en) Semiconductor memory device
KR970067348A (en) Enhanced Synchronous Read and Write Semiconductor Memory
KR850004684A (en) Semiconductor memory
KR880010423A (en) Semiconductor memory
KR860002866A (en) Semiconductor integrated circuit device
KR860004409A (en) Semiconductor memory
KR880011797A (en) Semiconductor memory
KR920001552A (en) Multi-bit parallel test method of semiconductor memory device
KR850002637A (en) Semiconductor memory
KR880000966A (en) Semiconductor memory devices capable of selective operation of memory cell blocks
KR880009376A (en) Semiconductor memory
KR930005025A (en) Semiconductor memory device with low power block selection
KR910008730A (en) Semiconductor memory
KR970051207A (en) Memory Word Line Driver Circuit
KR970029768A (en) Semiconductor memory device with block write function
KR910014940A (en) Semiconductor memory
KR910005208A (en) Learning device
KR970029779A (en) Word line drive
KR970022757A (en) Arrangement structure of main amplifier in memory device
KR860007666A (en) Semiconductor memory device having common driving circuit for multiple memory cell arrays
KR920022286A (en) Semiconductor memory device with high speed address bus and optional power supply control circuit
KR980005005A (en) An X-decoder circuit of a semiconductor memory device
KR920006970A (en) Serial Selection Circuit for Semiconductor Memory
KR970051149A (en) Semiconductor memory device with double word line structure
KR880000969A (en) Static RAM

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20110325

Year of fee payment: 13

LAPS Lapse due to unpaid annual fee