KR970019554U - Camcell circuit - Google Patents

Camcell circuit

Info

Publication number
KR970019554U
KR970019554U KR2019950029489U KR19950029489U KR970019554U KR 970019554 U KR970019554 U KR 970019554U KR 2019950029489 U KR2019950029489 U KR 2019950029489U KR 19950029489 U KR19950029489 U KR 19950029489U KR 970019554 U KR970019554 U KR 970019554U
Authority
KR
South Korea
Prior art keywords
camcell
circuit
camcell circuit
Prior art date
Application number
KR2019950029489U
Other languages
Korean (ko)
Other versions
KR0137938Y1 (en
Inventor
김윤학
Original Assignee
엘지반도체주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 엘지반도체주식회사 filed Critical 엘지반도체주식회사
Priority to KR2019950029489U priority Critical patent/KR0137938Y1/en
Publication of KR970019554U publication Critical patent/KR970019554U/en
Application granted granted Critical
Publication of KR0137938Y1 publication Critical patent/KR0137938Y1/en

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C15/00—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
    • G11C15/04—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores using semiconductor elements
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G11C7/1084—Data input buffers, e.g. comprising level conversion circuits, circuits for adapting load
KR2019950029489U 1995-10-19 1995-10-19 Semiconductor memory device KR0137938Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019950029489U KR0137938Y1 (en) 1995-10-19 1995-10-19 Semiconductor memory device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019950029489U KR0137938Y1 (en) 1995-10-19 1995-10-19 Semiconductor memory device

Publications (2)

Publication Number Publication Date
KR970019554U true KR970019554U (en) 1997-05-26
KR0137938Y1 KR0137938Y1 (en) 1999-03-20

Family

ID=19426406

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019950029489U KR0137938Y1 (en) 1995-10-19 1995-10-19 Semiconductor memory device

Country Status (1)

Country Link
KR (1) KR0137938Y1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100562805B1 (en) * 1997-02-06 2006-05-25 노오텔 네트웍스 리미티드 Content addressable memory

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100562805B1 (en) * 1997-02-06 2006-05-25 노오텔 네트웍스 리미티드 Content addressable memory

Also Published As

Publication number Publication date
KR0137938Y1 (en) 1999-03-20

Similar Documents

Publication Publication Date Title
DE69614953T2 (en) CIRCUIT
DE69607773D1 (en) Circuit
DE69636269D1 (en) circuit
DE69618123T2 (en) output circuit
DE69511661T2 (en) Reference circuit
DE69505091T2 (en) CIRCUIT ARRANGEMENT
DE69517984D1 (en) CIRCUIT ARRANGEMENT
DE69616479T2 (en) CIRCUIT
DE69616982T2 (en) CIRCUIT
DE69616483T2 (en) CIRCUIT
DE69617616T2 (en) CIRCUIT
DE69618135D1 (en) output circuit
DE69630427D1 (en) Bus-hold circuit
DE29510986U1 (en) Circuit arrangement
DE69521998D1 (en) CIRCUIT ARRANGEMENT
ATA75996A (en) CIRCUIT ARRANGEMENT
DE69622172T2 (en) INTEGRATED CIRCUIT ARRANGEMENT
DE59607740D1 (en) Delay circuit
DE69508740D1 (en) CIRCUIT ARRANGEMENT
DE69515115T2 (en) CIRCUIT ARRANGEMENT
DE69616495T2 (en) CIRCUIT
KR970019554U (en) Camcell circuit
DE59608801D1 (en) INTEGRATED CIRCUIT
DE29516831U1 (en) Economy circuit
DE69507946T2 (en) CIRCUIT ARRANGEMENT

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20051021

Year of fee payment: 8

LAPS Lapse due to unpaid annual fee