KR960043489A - Digital interpolation filter - Google Patents

Digital interpolation filter Download PDF

Info

Publication number
KR960043489A
KR960043489A KR1019950012469A KR19950012469A KR960043489A KR 960043489 A KR960043489 A KR 960043489A KR 1019950012469 A KR1019950012469 A KR 1019950012469A KR 19950012469 A KR19950012469 A KR 19950012469A KR 960043489 A KR960043489 A KR 960043489A
Authority
KR
South Korea
Prior art keywords
signal
attenuation
delayed
attenuator
attenuating
Prior art date
Application number
KR1019950012469A
Other languages
Korean (ko)
Other versions
KR0144892B1 (en
Inventor
김동하
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019950012469A priority Critical patent/KR0144892B1/en
Publication of KR960043489A publication Critical patent/KR960043489A/en
Application granted granted Critical
Publication of KR0144892B1 publication Critical patent/KR0144892B1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/06—Non-recursive filters
    • H03H17/0621—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing
    • H03H17/0635—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing characterized by the ratio between the input-sampling and output-delivery frequencies
    • H03H17/065—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing characterized by the ratio between the input-sampling and output-delivery frequencies the ratio being integer
    • H03H17/0657—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing characterized by the ratio between the input-sampling and output-delivery frequencies the ratio being integer where the output-delivery frequency is higher than the input sampling frequency, i.e. interpolation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H21/00—Adaptive networks
    • H03H21/0012—Digital adaptive filters

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Mathematical Physics (AREA)
  • Filters That Use Time-Delay Elements (AREA)
  • Complex Calculations (AREA)

Abstract

본 발명은 디지탈 보간필터에 관한 것으로서, 입력을 제1지연시간으로 지연시키는 제1지연기; 제1지연된 신호를 제1지연시간으로 지연시키는 제2지연기; 제1지연된 신호와 제2지연된 신호를 가산하는 제1가산기; 제1가산신호를 감쇄하는 제1감쇄기; 제1지연된 신호와 제1감쇄신호를 가산하는 제2가산기; 제2가산신호를 감쇄하는 제2감쇄기; 제2지연된 신호와 제1감쇄신호를 가산하는 제3가산기; 제3가산신호를 감쇄하는 제3감쇄기; 제2지연된 신호, 제3감쇄신호, 제1감쇄신호, 제2감쇄신호를 순차적으로 멀티플렉싱하는 멀티플렉서; 및 멀티 플렉서의출력을 제2지연시간으로 지연시켜서 출력하는 제3지연기를 구비한것을 특징으로 한다.The present invention relates to a digital interpolation filter, comprising: a first delay unit delaying an input by a first delay time; A second delayer for delaying the first delayed signal to a first delay time; A first adder for adding the first delayed signal and the second delayed signal; A first attenuator for attenuating the first addition signal; A second adder for adding the first delayed signal and the first attenuation signal; A second attenuator for attenuating the second addition signal; A third adder for adding the second delayed signal and the first attenuation signal; A third attenuator for attenuating the third addition signal; A multiplexer sequentially multiplexing a second delayed signal, a third attenuation signal, a first attenuation signal, and a second attenuation signal; And a third delayer outputting the output of the multiplexer by delaying the output of the multiplexer by a second delay time.

따라서, 본 발명에서는 회로구성을 갈략화시킬 수 있다.Therefore, in the present invention, the circuit configuration can be simplified.

Description

디지탈 보간 필터Digital interpolation filter

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제3도는 본 발명에 의한 디지탈 보간필터의 구성을 나타낸 블럭도, 제4도는 본 발명에 의한 디지탈 보간필터의 동작을 설명하기 위한 타이밍 챠트.3 is a block diagram showing the configuration of a digital interpolation filter according to the present invention, and FIG. 4 is a timing chart for explaining the operation of the digital interpolation filter according to the present invention.

Claims (1)

입력을 제1지연시간으로 지연시키는 제1지연기; 제1지연된 신호를 제1지연시간으로 지연시키는 제2지연기; 제1지연된 신호와 제2지연된 신호를 가산하는 제1가산기; 제1가산신호를 감쇄하는 제1감쇄기; 제1지연된신호와 제1감쇄신호를 가산하는 제2가산기; 제2가산신호를 감쇄하는 제2감쇄기; 제2지연된 신호와 제1감쇄신호를 가산하는 제3가산기; 제3가산신호를 감쇄하는 제3감쇄기; 제2지연된 신호, 제3감쇄신호, 제1감쇄신호,제2감쇄신호를 순차적으로 멀티플렉싱하는 멀티플렉서 ; 및 멀티 플렉서의 출력을 제2지연시간으로 지연시켜서 출력하는 제3지연기를 구비한 것을 특징으로 하는 디지탈 보간필터.A first delayer for delaying the input to a first delay time; A second delayer for delaying the first delayed signal to a first delay time; A first adder for adding the first delayed signal and the second delayed signal; A first attenuator for attenuating the first addition signal; A second adder for adding the first delayed signal and the first attenuation signal; A second attenuator for attenuating the second addition signal; A third adder for adding the second delayed signal and the first attenuation signal; A third attenuator for attenuating the third addition signal; A multiplexer sequentially multiplexing a second delayed signal, a third attenuation signal, a first attenuation signal, and a second attenuation signal; And a third delayer for delaying and outputting the output of the multiplexer to a second delay time. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950012469A 1995-05-18 1995-05-18 Digital filter KR0144892B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950012469A KR0144892B1 (en) 1995-05-18 1995-05-18 Digital filter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950012469A KR0144892B1 (en) 1995-05-18 1995-05-18 Digital filter

Publications (2)

Publication Number Publication Date
KR960043489A true KR960043489A (en) 1996-12-23
KR0144892B1 KR0144892B1 (en) 1998-08-17

Family

ID=19414859

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950012469A KR0144892B1 (en) 1995-05-18 1995-05-18 Digital filter

Country Status (1)

Country Link
KR (1) KR0144892B1 (en)

Also Published As

Publication number Publication date
KR0144892B1 (en) 1998-08-17

Similar Documents

Publication Publication Date Title
KR920700521A (en) Stereo synthesizer
KR940008272A (en) Analog / digital converter
KR960016381A (en) Jitter suppressor
KR850004004A (en) Noise reduction circuit of video signal
KR960043974A (en) Audio processing device using mixing between EL and AL channels of CD / CD-eye voice signal
KR910021177A (en) Acoustic additional circuit
KR960043489A (en) Digital interpolation filter
KR920001830A (en) Input Weighted Transversal Filter
KR900004179A (en) Noise Reduction Circuit
KR950033802A (en) Synchronous counter and its carry propagation method
KR970024510A (en) Delayed FM Demodulation Circuit
KR970013725A (en) Glitch Rejection Circuit Using Time Delay
KR910015191A (en) Sound effect device
KR960027271A (en) Digital filter with FIR structure
KR960027475A (en) Synchronous and Loop Switching Circuit
KR920005595A (en) Equalizer
KR970019562A (en) Input / Output Clock Frequency Control Circuit of Digital Composite Video Equipment
KR960003496A (en) Mixer with attenuator
KR970024523A (en) Digital Volume Control
KR910008709A (en) Video noise reduction circuit
KR970051196A (en) Clock Synchronization Circuit of Semiconductor Memory
KR960003497A (en) Mixer with attenuator
KR890015237A (en) Image signal waveform shaping circuit
KR970022649A (en) Clamp Pulse Generation Circuit
KR950035106A (en) Digital signal processing apparatus and method, digital signal generator

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20080328

Year of fee payment: 11

LAPS Lapse due to unpaid annual fee