KR960043101A - Device isolation insulating film formation method of semiconductor device - Google Patents

Device isolation insulating film formation method of semiconductor device Download PDF

Info

Publication number
KR960043101A
KR960043101A KR1019950012742A KR19950012742A KR960043101A KR 960043101 A KR960043101 A KR 960043101A KR 1019950012742 A KR1019950012742 A KR 1019950012742A KR 19950012742 A KR19950012742 A KR 19950012742A KR 960043101 A KR960043101 A KR 960043101A
Authority
KR
South Korea
Prior art keywords
insulating film
forming
layer
device isolation
pattern
Prior art date
Application number
KR1019950012742A
Other languages
Korean (ko)
Inventor
김승준
신기수
Original Assignee
김주용
현대전자산업 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김주용, 현대전자산업 주식회사 filed Critical 김주용
Priority to KR1019950012742A priority Critical patent/KR960043101A/en
Publication of KR960043101A publication Critical patent/KR960043101A/en

Links

Landscapes

  • Element Separation (AREA)

Abstract

본 발명은 반도체소자의 소자분리절연막 형성방법에 관한 것으로, 반도체기판 상부에 제1,2절연막 및 소자분리마스크를 이용하여 형성한 제1감광막패턴을 마스크로하여 상기 제2절연막을 식각한 다음, 전체표면상부에 주변회로부만 노출시키는 제2감광막패턴을 형성하고 고농도의 불순물이온을 주입함으로써 고농도의 이온주입층을 형성한 다음, 상기 이온 주입층을 산화시켜 LOCOS형 소자분리절연막을 형성하고 상기 제1,2감광막패턴을 제거한 다음, 상층구조물을 마스크로하여 트렌치를 형성하고 이를 매립한 다음, 셀부에 트렌치형 소자분리 절연막을 형성함으로써 반도체소자의 고집적화를 가능하게 하고 그에 따른 반도체소자의 신뢰성을 향상시킬 수 있는 기술이다.The present invention relates to a method of forming a device isolation insulating film of a semiconductor device, and etching the second insulating film using a first photoresist pattern formed on the semiconductor substrate using a first and a second insulating film and a device isolation mask as a mask. A second photoresist pattern is formed over the entire surface to expose only the peripheral circuit portion, and a high concentration of ion implantation layer is formed by implanting a high concentration of impurity ions. After the first and second photoresist patterns are removed, trenches are formed using the upper structure as a mask, and the trenches are buried, and then a trench type isolation layer is formed in the cell portion to enable high integration of semiconductor devices and thereby improve reliability of the semiconductor devices. It is a technology that can be done.

Description

반도체소자의 소자분리절연막 형성방법Device isolation insulating film formation method of semiconductor device

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제1E도 내지 제1F도는 본 발명의 실시예에 따른 반도체소자의 소자분리절연막 형성방법을 도시한 단면도.1E to 1F are cross-sectional views showing a method of forming an isolation film in a semiconductor device according to an embodiment of the present invention.

Claims (7)

반도체기판 상부에 제1절연막 및 제2절연막을 순차적으로 형성하는 공정과, 상기 제2절연막 상부에 제1감광막패턴을 형성하는 공정과, 상기 제1감광막패턴을 마스크로하여 상기 제2절연막을 식각하는 공정과, 전체표면상부에 제2감광막패턴을 형성하는 공정과, 전체표면상부에 고농도의 불순물이온을 주입함으로써 주변회로부의 상기 반도체기판에 고농도의 이온주입층을 형성하는 공정과, 상기 제2감광막패턴과 제1감광막패턴을 제거하는 공정과, 상기 고농의 이온주입층이 형성된 반도체기판을 산화시켜 LOCOS형 소자분리절연막을 형성하는 공정과, 상기 제2절연막과 LOCOS형 소자분리절연막을 마스크로하여 상기 반도체기판을 일정깊이 식각함으로써 트렌치를 형성하는 공정과, 전체표면상부에 제3절연막을 형성하는 공정과, 평탄화식각공정으로 상기 제3절연막을 식각하고 상기 제2절연막 및 제1절연막을 순차적으로 제거함으로써 셀부에 트렌치형 소자분리절연막을 형성하는 공정을 포함하는 반도체소자의 소자분리절연막 형성방법.Sequentially forming a first insulating film and a second insulating film on the semiconductor substrate, forming a first photosensitive film pattern on the second insulating film, and etching the second insulating film using the first photosensitive film pattern as a mask. Forming a second photoresist film pattern on the entire surface, forming a high concentration ion implantation layer on the semiconductor substrate of the peripheral circuit portion by implanting a high concentration of impurity ions on the entire surface; Removing the photoresist pattern and the first photoresist pattern, oxidizing the semiconductor substrate on which the highly ion implanted layer is formed to form a LOCOS type isolation layer, and using the second insulating layer and the LOCOS type isolation layer as masks Forming a trench by etching the semiconductor substrate at a predetermined depth; forming a third insulating film over the entire surface; and planarization etching process. Etching the third insulating film and method of forming the second insulating film and device isolation insulating film of a semiconductor device including a step of forming a first trench device isolation insulating film on the cell by removing the first insulating film in sequence. 제1항에 있어서, 상기 제1절연막과 제3절연막은 산화막인 것을 특징으로하는 반도체소자의 소자분리절연막 형성방법.The method of claim 1, wherein the first insulating layer and the third insulating layer are oxide films. 제1항에 있어서, 상기 제1절연막은 150 내지 300두께로 형성되는 것을 특징으로 하는 반도체소자의 소자분리절연막 형성방법.The method of claim 1, wherein the first insulating film is 150 to 300 A method of forming a device isolation insulating film of a semiconductor device, characterized in that formed in a thickness. 제1항에 있어서, 상기 제1감광막패턴은 소자분리카스크를 이용한 식각공정으로 형성된 것을 특징으로하는 반도체소자의 소자분리절연막 형성방법.The method of claim 1, wherein the first photoresist layer pattern is formed by an etching process using an element isolation mask. 제1항에 있어서, 상기 제2감광막패턴은 상기 주변회로부만이 노출되는 것을 특징으로 하는 반도체소자의 소자분리절연막 형성방법.The method of claim 1, wherein only the peripheral circuit part is exposed in the second photoresist pattern. 제1항에 있어서, 상기 LOCOS형 소자분리절연막은 500 내지 5000두께로 형성되는 것을 특징으로 하는 반도체소자의 소자분리절연막 형성방법.According to claim 1, wherein the LOCOS type device isolation insulating film is 500 to 5000 A method of forming a device isolation insulating film of a semiconductor device, characterized in that formed in a thickness. 제1항에 있어서, 상기 트렌치는 500 내지 3500깊이로 형성되는 것을 특징으로 하는 반도체소자의 소자 분리절연막 형성방법.The method of claim 1, wherein the trench is 500 to 3500 A device isolation insulating film formation method for a semiconductor device, characterized in that formed in depth. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950012742A 1995-05-22 1995-05-22 Device isolation insulating film formation method of semiconductor device KR960043101A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950012742A KR960043101A (en) 1995-05-22 1995-05-22 Device isolation insulating film formation method of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950012742A KR960043101A (en) 1995-05-22 1995-05-22 Device isolation insulating film formation method of semiconductor device

Publications (1)

Publication Number Publication Date
KR960043101A true KR960043101A (en) 1996-12-23

Family

ID=66525680

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950012742A KR960043101A (en) 1995-05-22 1995-05-22 Device isolation insulating film formation method of semiconductor device

Country Status (1)

Country Link
KR (1) KR960043101A (en)

Similar Documents

Publication Publication Date Title
US4578859A (en) Implant mask reversal process
US4397076A (en) Method for making low leakage polycrystalline silicon-to-substrate contacts
EP0164737A2 (en) A method of fabricating self-aligned regions in a substrate
KR960005943A (en) Isolation Method of Semiconductor Devices
KR960043101A (en) Device isolation insulating film formation method of semiconductor device
JP3331798B2 (en) Method for forming isolation region of impurity layer
KR960015848A (en) Device isolation insulating film formation method of semiconductor device
US20090140376A1 (en) Semiconductor device and method for manufacturing the device
KR0161727B1 (en) Element isolation method of semiconductor device
KR100262401B1 (en) Well of semiconductor device and method of forming the same
KR970003775A (en) Device isolation insulating film formation method of semiconductor device
KR940012576A (en) Trench isolation manufacturing method
KR100226724B1 (en) Method of forming a device isolation film of semiconductor device
KR100361762B1 (en) Isolation method of semiconductor device
KR100186511B1 (en) Method for forming well of semiconductor device
KR100382551B1 (en) Method for Forming Dual Deep Trench of a Semiconductor Device
KR100335265B1 (en) Method for manufacturing isolation layer in semiconductor device
KR0148611B1 (en) Formation method of element isolation layer for semiconductor devices
KR19980040647A (en) Device Separation Method of Semiconductor Device
KR960043241A (en) How to form mask line of word line
KR960002471A (en) Method for manufacturing silicon-on-insulator (SOI) device and its structure
KR960026753A (en) Twin well manufacturing method
KR960043103A (en) Device isolation insulating film formation method of semiconductor device
KR970004055A (en) Angle regulated trench
KR20020050363A (en) Method of manufacturing a semiconductor device

Legal Events

Date Code Title Description
WITN Withdrawal due to no request for examination