KR960042454A - Real time image processing system - Google Patents
Real time image processing system Download PDFInfo
- Publication number
- KR960042454A KR960042454A KR1019950010859A KR19950010859A KR960042454A KR 960042454 A KR960042454 A KR 960042454A KR 1019950010859 A KR1019950010859 A KR 1019950010859A KR 19950010859 A KR19950010859 A KR 19950010859A KR 960042454 A KR960042454 A KR 960042454A
- Authority
- KR
- South Korea
- Prior art keywords
- image
- signal
- unit
- output
- vga
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T1/00—General purpose image data processing
- G06T1/20—Processor architectures; Processor configuration, e.g. pipelining
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Image Processing (AREA)
- Studio Circuits (AREA)
- Microscoopes, Condenser (AREA)
Abstract
본 발명은 실시간으로 영상을 처리하는 시스템에 관한 것이다. 더욱 구체적으로는 PC의 마이크로 프로세서에 연결하여 실시간으로 영상을 입력하고, 처리하여 디스플레이할 수 있는 PC에 기초한 영상 처리 시스템에 관한 것이다.The present invention relates to a system for processing an image in real time. More specifically, the present invention relates to a PC-based image processing system that can be connected to a microprocessor of a PC to input, process and display an image in real time.
본 발명의 실시간 영상처리 시스템은, 영상 정보의 입력 및 처리와 디스플레이 기능을 가지는 것으로서, PC의 ISA 버스와 본 발명의 영상 장치와의 인터페이스를 위한 PC 인터페이스부(1); 아날로그 영상 입력을 위한 것으로 입력된 영상 신호를 필터링하고 처리하여 영상 신호를 출력하기 위한 영상 입력부(3); 상기 영상 입력부(3)로부터 출력된 신호를 수신하여 VGA 영상 데이타와 오버레이시켜 합성된 영상 데이타를 출력하고, 영상을 저장하기 위한 어드레스 신호를 출력하며, PC의 ISA 버스와 인터페이스하기 위한 제어신호와, 데이타 버스, 어드레스버스와 연결되는 비디오 제어부(5); 상기 비디오 제어부(5)에서 출력된 오버레이된 영상을 저장 하기 위한 비디오 메모리부(7); 상기 비디오 메모리부(7)로부터 출력되는 신호를 수신하여 특정 신호(휘도 신호와 색체 신호)를 발생시키는 메모리 멀티플렉서부(9); 사이 비디오 메모리부(7)로부터 출력된 영상 신호를 YUV의 아날로그 신호로 변환하는 D/A 변환부(11); 상기 D/A 변환부(11)로부터 출력된 신호를 일반 VGA 모니터에 주사하기 위한 VGA 출력부(13); VGA 영상 데이타 신호와 VGA 영상 신호의 동기 신호들이 출력되는 VGA 피쳐 컨텍터부(15); 및 상기 비디오 제어부(5)와 전체 회로의 동작에 필요한 전원을 공급하여 전원부(17)로 구성되는 것을 특징으로 한다.The real-time image processing system of the present invention, which has a function of inputting, processing and displaying image information, comprises: a PC interface unit (1) for interfacing an ISA bus of a PC to an image device of the present invention; An image input unit (3) for filtering and processing an input image signal and outputting an image signal for analog image input; A control signal for receiving a signal output from the image input unit 3 and overlaying the VGA image data to output synthesized image data, an address signal for storing the image, and interfacing with an ISA bus of a PC; A video controller 5 connected to a data bus and an address bus; A video memory unit (7) for storing the overlaid image output from the video controller (5); A memory multiplexer section 9 for receiving a signal output from the video memory section 7 and generating a specific signal (a luminance signal and a color signal); A D / A converter 11 for converting an image signal output from the inter video memory 7 into an analog signal of YUV; A VGA output unit 13 for scanning the signal output from the D / A converter 11 to a general VGA monitor; A VGA feature contact unit 15 for outputting a VGA image data signal and a synchronization signal of the VGA image signal; And a power supply unit 17 by supplying power required for the operation of the video control unit 5 and the entire circuit.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.
제1도는 본 발명에 의한 실시간 영상처리 시스템의 개략적인 블럭도, 제2도는 본 발명의 실시간 영상처리 시스템과 PC와의 연결 상태를 나타내는 외관 사시도.1 is a schematic block diagram of a real time image processing system according to the present invention, and FIG. 2 is an external perspective view showing a connection state between a real time image processing system and a PC according to the present invention.
Claims (3)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950010859A KR0168499B1 (en) | 1995-05-03 | 1995-05-03 | Real time image processing system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950010859A KR0168499B1 (en) | 1995-05-03 | 1995-05-03 | Real time image processing system |
Publications (2)
Publication Number | Publication Date |
---|---|
KR960042454A true KR960042454A (en) | 1996-12-21 |
KR0168499B1 KR0168499B1 (en) | 1999-01-15 |
Family
ID=19413665
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019950010859A KR0168499B1 (en) | 1995-05-03 | 1995-05-03 | Real time image processing system |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR0168499B1 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100336804B1 (en) * | 1999-10-27 | 2002-05-13 | 김춘호 | A telescope auto control system and the control method |
-
1995
- 1995-05-03 KR KR1019950010859A patent/KR0168499B1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR0168499B1 (en) | 1999-01-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20060164534A1 (en) | High-speed digital video camera system and controller therefor | |
JPH0583588A (en) | Image processor | |
KR20020001361A (en) | Pivot apparatus in a digital video display system with a PIP funtion | |
DE59701135D1 (en) | OPERATION OF SEVERAL VIEWING DEVICES ON A SCREEN CONTROL | |
TW320374U (en) | VGA to NTSC converter | |
KR970073025A (en) | PC and TV adaptive PIP video signal processing circuit | |
KR960042454A (en) | Real time image processing system | |
US20010052929A1 (en) | Electric mask generating apparatus of electronic endoscope | |
KR970022945A (en) | Dual display device of portable personal digital assistant | |
KR200157789Y1 (en) | Real time display system of video camera data | |
KR100284179B1 (en) | VG-Mode Graphic Data Converter | |
KR100308302B1 (en) | Apparatus for on screen display in a digital camera | |
JP2001269310A (en) | Electronic endoscope device | |
KR100295326B1 (en) | On-Screen Display (OSD) Processing Unit of Digital Optical Equipment | |
KR200383310Y1 (en) | device for converting an output from a low resolution video card for an industry and a game apparatus into an output for a high resolution monitor | |
JPH09154810A (en) | Electronic endoscope device | |
KR100284182B1 (en) | On-Screen Display (OSD) Display and Processing Method of Digital Optics | |
JP4475750B2 (en) | Electronic endoscope device | |
KR940007162B1 (en) | Electronic camera having remote controller involved finder | |
JP2002223380A (en) | Digital camera controller | |
JPH05173525A (en) | Device for displaying two input video signal | |
KR960008673Y1 (en) | Circuit for using color television monitor as personal computer monitor | |
KR970014324A (en) | Video Phone Image Display Using Computer Monitor | |
KR100255242B1 (en) | Video signal display apparatus for zoom | |
KR100313443B1 (en) | Method for overlaying Graphic of ELectronic Board and System therefor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20120928 Year of fee payment: 15 |
|
FPAY | Annual fee payment |
Payment date: 20130904 Year of fee payment: 16 |
|
FPAY | Annual fee payment |
Payment date: 20140912 Year of fee payment: 17 |
|
EXPY | Expiration of term |