KR960036639A - HDIVED's Receiver - Google Patents

HDIVED's Receiver Download PDF

Info

Publication number
KR960036639A
KR960036639A KR1019950005167A KR19950005167A KR960036639A KR 960036639 A KR960036639 A KR 960036639A KR 1019950005167 A KR1019950005167 A KR 1019950005167A KR 19950005167 A KR19950005167 A KR 19950005167A KR 960036639 A KR960036639 A KR 960036639A
Authority
KR
South Korea
Prior art keywords
output
signal
demodulator
vertical
comb filter
Prior art date
Application number
KR1019950005167A
Other languages
Korean (ko)
Other versions
KR100331795B1 (en
Inventor
이광열
Original Assignee
구자홍
엘지전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 구자홍, 엘지전자 주식회사 filed Critical 구자홍
Priority to KR1019950005167A priority Critical patent/KR100331795B1/en
Publication of KR960036639A publication Critical patent/KR960036639A/en
Application granted granted Critical
Publication of KR100331795B1 publication Critical patent/KR100331795B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/015—High-definition television systems
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733—Controllable logic circuits
    • H03K19/1737—Controllable logic circuits using multiplexers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13—Linear codes
    • H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
    • H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
    • H03M13/1515—Reed-Solomon codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/14—Picture signal circuitry for video frequency region
    • H04N5/21—Circuitry for suppressing or minimising disturbance, e.g. moiré or halo
    • H04N5/211—Ghost signal cancellation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H04N5/455—Demodulation-circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Signal Processing (AREA)
  • Multimedia (AREA)
  • Theoretical Computer Science (AREA)
  • Probability & Statistics with Applications (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Algebra (AREA)
  • General Physics & Mathematics (AREA)
  • Pure & Applied Mathematics (AREA)
  • Television Systems (AREA)

Abstract

본 발명은 NTSC간섭제거 및 수직동기 검출신호를 제공하던 포스트 콤 필터(Post Comb Filter)를 사용치 않고 수직동기를 검출할 수 있도록 한 HDTV의 수신장치에 관한 것이다.The present invention relates to an HDTV receiver capable of detecting vertical synchronization without using a Post Comb Filter which provided NTSC interference cancellation and vertical synchronization detection signals.

본 발명은 HDTV방송 실시후 일정기간 현 NTSC방송이 동시방송된 후에는 NTSC방송이 사라질 것이므로 이 경우 동일채널 NTSC간섭에 의한 문제가 없어지므로 디지탈 콤필터가 불필요하게 됨으로써 콤필터를 사용하지 않는 수직동기신호검출방법이 필요할 것에 대하여 일반적이 HDTV 수신장치에서 포스트 콤 필터를 제거하고 수직동기신호검출부가 의사 랜덤 시퀀스로 구성된 수직동기신호의 강력한 상관특성을 이용하여 디지탈 콤 필터의 출력대신에 복조부의 출력을 바이 레벨 슬라이싱해준 출력과 의사랜덤 시퀀스의 수직동기신호와 세그먼트 단위로 비교하여 가장 에러가 적은 세그먼트를 수직동기신호위치로 결정함으로써 큰 고스트나 간섭영향하에서도 수직동기신호를 검출할 수 있도록 함으로써 디지탈 콤 필터를 구비하지 않고도 수직동기신호를 검출할 수 있도록 하여 현 NTSC방송이 없어질 경우 불필요한 하드웨어를 줄일 수 있게 된다. 또한, 본 발명은 케이블 TV나 디지탈 VCR에도 적용가능하다.In the present invention, since NTSC broadcasting will disappear after simultaneous simultaneous broadcasting of the current NTSC broadcasting for a certain period of time after the HDTV broadcasting, in this case, since the problem caused by co-channel NTSC interference is eliminated, the digital comb filter becomes unnecessary and thus the vertical synchronization without using the comb filter. In case of needing a signal detection method, the post comb filter is generally removed from the HDTV receiver, and the vertical synchronous signal detection unit uses the strong correlation characteristic of the vertical synchronous signal composed of a pseudo-random sequence to output the demodulator instead of the output of the digital comb filter. By comparing the output of the bi-level slicing with the vertical sync signal of the pseudorandom sequence in units of segments, the digital signal is detected by determining the segment with the least error as the vertical sync signal position so that the vertical sync signal can be detected even under a large ghost or interference effect. The vertical sync signal can be detected without a filter. If you can not be the current NTSC broadcast so it can reduce unnecessary hardware. The present invention is also applicable to cable TVs and digital VCRs.

Description

에이치디티브의 수신장치HDIVEIVE Receiver

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제1도는 일반적인 HDTV수신장치의 블럭구성도, 제3도는 본 발명에 따른 HDTV 수신장치의 일실시예도, 제4도는 본 발명에 따른 HDTV 수신장치의 다른 실시예도.1 is a block diagram of a general HDTV receiver, FIG. 3 is an embodiment of the HDTV receiver according to the present invention, and FIG. 4 is another embodiment of the HDTV receiver according to the present invention.

Claims (3)

전송채널을 거쳐 수신된 HDTV신호로부터 중간주파수를 검출 및 증폭하는 튜너 및 중간주파수 중폭부와, 상기 중간주파수 증폭부의 출력을 복조하는 복조부와, 상기 복조부의 출력으로부터 HDTV송신기에서 만들어진 클럭신호와 주파수 및 위상이 동일한 클럭을 복원하는 클럭복원부와, 의사 랜덤 시퀀스로 구성된 수직동기신호의 상관특성을 이용하여 상기 복조부의 출력으로부터 수직동기신호를 검출하는 수직동기검출부와, 상기 복조부의 출력으로부터 HDTV신호 수신중에 발생한 고스트를 제거하는 채널등화기와, 상기 채널 등화기의 출력을 전송전 데이터 레벨로 바꾸어주는 슬라이서 및 포스트 코더와, 채널의 버스트 에러를 방지하기 위해 상기 포스트 코더의 출력을 역인터리빙하는 역인터리버기와, 사이 역인터리버기의 출력에 포함된 채널의 에러를 정정하는 RS 디코더 및 역랜덤화기와, 상기 역랜덤화기의 출력으로부터 오디오 신호와 비데오 신호를 디코딩하는 A/V디코더를 구비함을 특징으로 하는 HDTV의 수신장치.A tuner and an intermediate frequency heavy width section for detecting and amplifying an intermediate frequency from an HDTV signal received through a transmission channel, a demodulation section for demodulating the output of the intermediate frequency amplification section, a clock signal and a frequency produced by an HDTV transmitter from the output of the demodulation section And a clock restorer for restoring a clock having the same phase, a vertical sync detector for detecting a vertical sync signal from the output of the demodulator using a correlation characteristic of a vertical sync signal composed of a pseudo random sequence, and an HDTV signal from the output of the demodulator. A channel equalizer that removes ghosts generated during reception; a slicer and post coder that changes the output of the channel equalizer to a pre-transmission data level; and a reverse interleaving output of the post coder to prevent burst errors in the channel. Errors in the channel included in the output of the interleaver and the reverse interleaver And an A / V decoder for decoding an audio signal and a video signal from an output of the derandomizer. 제1항에 있어서, 상기 수직동기검출부는 각종 제어신호를 발생하는 타이밍 발생부와, 상기 타이밍 발생부의 출력으로부터 수직동기 시퀀스와 동일한 의사 랜덤 시퀀스를 만드는 시퀀스 발생부와, 상기 타이밍 발생부와 시퀀스 발생부의 출력을 익스쿨루시브 오아 하는 익스쿨루시브 오아 게이트와, 상기 익스쿨루시브 오아 게이트의 출력에 따라 0이나 +2를 출력하는 데이터 선택부와, 상기 복조부의 출력을 0또는 2의 두 레벨로 슬라이싱하는 바이 레벨 슬라이서와, 상기 데이터 선택부와 바이 레벨 슬라이서의 출력을 감산하는 감산기와, 상기 감산기의 출력에 절대값을 취하는 절대값을 취하는 절대값 부가부와, 상기 절대값 부가부의 출력을 한 세그먼트 기간동안 가산하고 누적시키는 가산기 및 축적기와, 상기 타이밍 발생부의 제어신호에 의해서 헥사값 FF로 프리셋팅된 값을 출력하는 제1D플립플롭과, 상기 축적기의 출려과 제1D플립플롭의 출력을 비교하는 비교부와, 상기 타이밍 발생부로부터의 제어신호에 따라 상기 비교부의 비교결과 축적기의 출력값이 제1D플립플롭의 출력값보다 작은 경우 단일 펄스를 출력하는 제2D플립플롭으로 구성됨을 특징으로 하는 HDTV의 수신장치.2. The apparatus of claim 1, wherein the vertical synchronization detector comprises: a timing generator for generating various control signals; a sequence generator for generating a pseudo random sequence identical to a vertical synchronization sequence from an output of the timing generator; An exclusive ora gate that exclusively outputs a negative output, a data selector that outputs 0 or +2 according to the output of the exclusive ora gate, and an output of the demodulator is 0 or 2; A bi-level slicer for slicing the level, a subtractor for subtracting the outputs of the data selector and the bi-level slicer, an absolute value adding unit for taking an absolute value taking an absolute value at the output of the subtractor, and an output of the absolute value adding unit. Adder and accumulator for adding and accumulating in one segment period, and a control signal of the timing generator A comparison unit for comparing a first D flip-flop that outputs a value preset to a dead value FF, an output of the accumulator and an output of the first D flip-flop, and a comparison result according to the control signal from the timing generator And a second D flip flop which outputs a single pulse when the output value of the accumulator is smaller than the output value of the first D flip flop. 제1항에 있어서, 상기 복조부와 채널 등화기 사이에 상기 복조부의 출력으로부터 동일채널 간섭을 배제시키는 포스트 콤 필터와, 상기 포스트 콤 필터의 출력을 클리핑하는 클리핑부와, 상기 클리핑부를 통한 포스트 콤 필터의 출력과 상기 복조부의 출력을 선택하는 멀티플렉서가 구비됨을 특징으로 하는 HDTV의 수신장치.2. The apparatus of claim 1, further comprising: a post comb filter for excluding co-channel interference from the output of said demodulator between said demodulator and a channel equalizer, a clipping section for clipping the output of said post comb filter, and a post comb through said clipping section. And a multiplexer for selecting the output of the filter and the output of the demodulator. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950005167A 1995-03-13 1995-03-13 Hdtv receiver KR100331795B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950005167A KR100331795B1 (en) 1995-03-13 1995-03-13 Hdtv receiver

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950005167A KR100331795B1 (en) 1995-03-13 1995-03-13 Hdtv receiver

Publications (2)

Publication Number Publication Date
KR960036639A true KR960036639A (en) 1996-10-28
KR100331795B1 KR100331795B1 (en) 2002-11-22

Family

ID=37479383

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950005167A KR100331795B1 (en) 1995-03-13 1995-03-13 Hdtv receiver

Country Status (1)

Country Link
KR (1) KR100331795B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100551161B1 (en) * 1999-03-22 2006-02-13 유티스타콤코리아 유한회사 Device for detecting co-channel interfere nce

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100551161B1 (en) * 1999-03-22 2006-02-13 유티스타콤코리아 유한회사 Device for detecting co-channel interfere nce

Also Published As

Publication number Publication date
KR100331795B1 (en) 2002-11-22

Similar Documents

Publication Publication Date Title
KR0170730B1 (en) Circuit and method for detecting field synchronization signals
KR100211206B1 (en) Transmitters for burying digital signals within the trace & retrace intervals of ntsc television signals
KR101199374B1 (en) Digital broadcasting system and processing method
KR0162610B1 (en) Receivers for digital signals buried within the trace and retrace intervals of ntsc tv signals
FR2482815A1 (en) DEVICE FOR ENCODING AND DECODING IMAGE AND SOUND SIGNALS
FR2482813A1 (en) ENCODING DEVICE AND IMAGE AND SOUND SIGNALS
KR960020485A (en) HTV receiver
JPH0159795B2 (en)
KR20000053336A (en) Field identification system
US5333148A (en) Data receiver
US4626913A (en) Chroma burst derived clock regenerator for teletext decoder
KR100244221B1 (en) Apparatus for discriminating adjacent channel interference of digital tv
KR100523663B1 (en) Synchronization detection apparatus
CA2226821C (en) Vsb symbol sync recovery system
JP2837666B2 (en) Field discrimination signal generation circuit and method
JP2007036684A (en) Demodulator
AU703907B1 (en) NTSC interference detectors using comb filters that suppress DTV pilot carrier to extract NTSC artifacts
JP2005012803A (en) Apparatus and method for detecting cochannel interference and selectively filtering the same
KR960036639A (en) HDIVED's Receiver
JP3989173B2 (en) Digital broadcast receiver
KR100320478B1 (en) Apparatus for detecting sync signal of digital tv
KR100379347B1 (en) Decoding of other signals transmitted to the television system
KR100249227B1 (en) Method of receiving digital signal broadcasting
EP0555918A1 (en) Extended television system
JP2000023055A (en) Digital television receiver having adaptive filter circuit for suppression of same ntsc channel interference

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20091230

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee