KR960032934U - Input buffer circuit for power down - Google Patents
Input buffer circuit for power downInfo
- Publication number
- KR960032934U KR960032934U KR2019950004408U KR19950004408U KR960032934U KR 960032934 U KR960032934 U KR 960032934U KR 2019950004408 U KR2019950004408 U KR 2019950004408U KR 19950004408 U KR19950004408 U KR 19950004408U KR 960032934 U KR960032934 U KR 960032934U
- Authority
- KR
- South Korea
- Prior art keywords
- buffer circuit
- input buffer
- power down
- power
- input
- Prior art date
Links
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019950004408U KR200211234Y1 (en) | 1995-03-14 | 1995-03-14 | Input buffer circuit for power down |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019950004408U KR200211234Y1 (en) | 1995-03-14 | 1995-03-14 | Input buffer circuit for power down |
Publications (2)
Publication Number | Publication Date |
---|---|
KR960032934U true KR960032934U (en) | 1996-10-24 |
KR200211234Y1 KR200211234Y1 (en) | 2001-02-01 |
Family
ID=60865750
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR2019950004408U KR200211234Y1 (en) | 1995-03-14 | 1995-03-14 | Input buffer circuit for power down |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR200211234Y1 (en) |
-
1995
- 1995-03-14 KR KR2019950004408U patent/KR200211234Y1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR200211234Y1 (en) | 2001-02-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69412667D1 (en) | Overvoltage-tolerant output buffer circuit | |
DE69716308T2 (en) | OUTPUT BUFFER CIRCUIT | |
DE69618123T2 (en) | output circuit | |
DE69614953T2 (en) | CIRCUIT | |
DE69607773D1 (en) | Circuit | |
DE69832827D1 (en) | output circuit | |
DE69717893T2 (en) | Output buffer circuit | |
DE69515407T2 (en) | Output buffer circuit | |
DE69620323T2 (en) | Input buffer circuit | |
DE69616479T2 (en) | CIRCUIT | |
KR970004348A (en) | Output circuit | |
DE69725829D1 (en) | Semiconductor output buffer circuit | |
DE69616982T2 (en) | CIRCUIT | |
DE69616483T2 (en) | CIRCUIT | |
DE69618135D1 (en) | output circuit | |
DE69726365D1 (en) | OUTPUT CIRCUIT | |
DE69613628D1 (en) | Input circuit | |
DE59805044D1 (en) | BUFFER CIRCUIT | |
KR960032934U (en) | Input buffer circuit for power down | |
DE59607740D1 (en) | Delay circuit | |
DE69720342D1 (en) | input circuit | |
KR940021417U (en) | Output buffer circuit | |
KR970705918A (en) | Circuit arrangement | |
KR950024042U (en) | Buffer circuit for data output | |
KR940021418U (en) | Output buffer circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
REGI | Registration of establishment | ||
FPAY | Annual fee payment |
Payment date: 20051021 Year of fee payment: 6 |
|
LAPS | Lapse due to unpaid annual fee |