KR950024042U - Buffer circuit for data output - Google Patents

Buffer circuit for data output

Info

Publication number
KR950024042U
KR950024042U KR2019940000483U KR19940000483U KR950024042U KR 950024042 U KR950024042 U KR 950024042U KR 2019940000483 U KR2019940000483 U KR 2019940000483U KR 19940000483 U KR19940000483 U KR 19940000483U KR 950024042 U KR950024042 U KR 950024042U
Authority
KR
South Korea
Prior art keywords
data output
buffer circuit
buffer
circuit
output
Prior art date
Application number
KR2019940000483U
Other languages
Korean (ko)
Other versions
KR960002915Y1 (en
Inventor
편홍범
Original Assignee
금성일렉트론 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 금성일렉트론 주식회사 filed Critical 금성일렉트론 주식회사
Priority to KR2019940000483U priority Critical patent/KR960002915Y1/en
Publication of KR950024042U publication Critical patent/KR950024042U/en
Application granted granted Critical
Publication of KR960002915Y1 publication Critical patent/KR960002915Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
KR2019940000483U 1994-01-13 1994-01-13 Buffer circuit for data output KR960002915Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019940000483U KR960002915Y1 (en) 1994-01-13 1994-01-13 Buffer circuit for data output

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019940000483U KR960002915Y1 (en) 1994-01-13 1994-01-13 Buffer circuit for data output

Publications (2)

Publication Number Publication Date
KR950024042U true KR950024042U (en) 1995-08-23
KR960002915Y1 KR960002915Y1 (en) 1996-04-09

Family

ID=19375572

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019940000483U KR960002915Y1 (en) 1994-01-13 1994-01-13 Buffer circuit for data output

Country Status (1)

Country Link
KR (1) KR960002915Y1 (en)

Also Published As

Publication number Publication date
KR960002915Y1 (en) 1996-04-09

Similar Documents

Publication Publication Date Title
DE69412667D1 (en) Overvoltage-tolerant output buffer circuit
DE69716308D1 (en) OUTPUT BUFFER CIRCUIT
DE69625631D1 (en) data buffer
DE69500074D1 (en) Modulo-addressed buffer memory
DE69317213T2 (en) Output buffer circuits
DE69216773T2 (en) Output buffer circuit
DE69522296D1 (en) IMPROVED OUTPUT DATA BUFFER
DE69717893D1 (en) Output buffer circuit
DE69515407T2 (en) Output buffer circuit
DE69620323T2 (en) Input buffer circuit
DE69725829D1 (en) Semiconductor output buffer circuit
GB2296590B (en) Data output buffer circuits
GB9514270D0 (en) Data output buffer
DE69223676D1 (en) Output buffer circuit
NO991125D0 (en) Buffer for connection data
DE59805044D1 (en) BUFFER CIRCUIT
DE69413459T2 (en) Memory circuit for parallel data output
KR950024042U (en) Buffer circuit for data output
KR960009437U (en) Data output buffer circuit
KR940021417U (en) Output buffer circuit
KR960025534U (en) Low Voltage Damping Circuit for Data Output Buffer
KR970011453U (en) Data output buffer
KR960035763U (en) Data output buffer
KR950021800U (en) Data output buffer
KR940021418U (en) Output buffer circuit

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20080320

Year of fee payment: 13

EXPY Expiration of term