KR960027872U - Clock Generation Circuit with Time Delay and Variable Resolution - Google Patents
Clock Generation Circuit with Time Delay and Variable ResolutionInfo
- Publication number
- KR960027872U KR960027872U KR2019950001044U KR19950001044U KR960027872U KR 960027872 U KR960027872 U KR 960027872U KR 2019950001044 U KR2019950001044 U KR 2019950001044U KR 19950001044 U KR19950001044 U KR 19950001044U KR 960027872 U KR960027872 U KR 960027872U
- Authority
- KR
- South Korea
- Prior art keywords
- generation circuit
- time delay
- clock generation
- variable resolution
- resolution
- Prior art date
Links
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019950001044U KR960027872U (en) | 1995-01-24 | 1995-01-24 | Clock Generation Circuit with Time Delay and Variable Resolution |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019950001044U KR960027872U (en) | 1995-01-24 | 1995-01-24 | Clock Generation Circuit with Time Delay and Variable Resolution |
Publications (1)
Publication Number | Publication Date |
---|---|
KR960027872U true KR960027872U (en) | 1996-08-17 |
Family
ID=60857871
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR2019950001044U KR960027872U (en) | 1995-01-24 | 1995-01-24 | Clock Generation Circuit with Time Delay and Variable Resolution |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR960027872U (en) |
-
1995
- 1995-01-24 KR KR2019950001044U patent/KR960027872U/en not_active IP Right Cessation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69618123T2 (en) | output circuit | |
DE69604410D1 (en) | ELECTRONIC DELAY IGNITER | |
DE69637519D1 (en) | Electronic clock | |
DE69402342T2 (en) | Digital clock generator | |
DE69621392D1 (en) | Electronic clock | |
DE69633407D1 (en) | Electronic clock | |
EP0780984A4 (en) | Output circuit and electronic device using the circuit | |
DE69509267D1 (en) | Clock circuit | |
BR9605830A (en) | Clock Multiplier | |
GB2305317B (en) | Clock signal generating circuit | |
KR970004325A (en) | Variable delay circuit | |
DE69618135D1 (en) | output circuit | |
DE69427888D1 (en) | Synchronized clock circuit that can be switched on and off | |
FI955923A (en) | Frequency Generation Circuit | |
KR960027872U (en) | Clock Generation Circuit with Time Delay and Variable Resolution | |
DE69637312D1 (en) | Clock signal generator | |
DE69611768D1 (en) | Multiplier circuit | |
DE19680271T1 (en) | Variable delay circuit and time signal generation circuit | |
DE29511680U1 (en) | Multiplication circuit | |
KR950021781U (en) | Single clock generation circuit | |
KR960003278U (en) | Input Fail Signal Generation Circuit | |
KR970047775U (en) | Asynchronous Clock Switching Circuit Using PLL | |
KR19990057411A (en) | Time delay circuit | |
KR970045660U (en) | Electronic dictionary with memorization function | |
KR980005814U (en) | 1 clock cycle delay circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
U123 | Submission of document of withdrawal after decision of registration |