KR960025893U - Data output buffer circuit of the BICMOS device - Google Patents
Data output buffer circuit of the BICMOS deviceInfo
- Publication number
- KR960025893U KR960025893U KR2019940037328U KR19940037328U KR960025893U KR 960025893 U KR960025893 U KR 960025893U KR 2019940037328 U KR2019940037328 U KR 2019940037328U KR 19940037328 U KR19940037328 U KR 19940037328U KR 960025893 U KR960025893 U KR 960025893U
- Authority
- KR
- South Korea
- Prior art keywords
- data output
- output buffer
- buffer circuit
- bicmos device
- bicmos
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019940037328U KR0118552Y1 (en) | 1994-12-29 | 1994-12-29 | Data output buffer circuit for bicmos device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019940037328U KR0118552Y1 (en) | 1994-12-29 | 1994-12-29 | Data output buffer circuit for bicmos device |
Publications (2)
Publication Number | Publication Date |
---|---|
KR960025893U true KR960025893U (en) | 1996-07-22 |
KR0118552Y1 KR0118552Y1 (en) | 1998-08-01 |
Family
ID=19403888
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR2019940037328U KR0118552Y1 (en) | 1994-12-29 | 1994-12-29 | Data output buffer circuit for bicmos device |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR0118552Y1 (en) |
-
1994
- 1994-12-29 KR KR2019940037328U patent/KR0118552Y1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR0118552Y1 (en) | 1998-08-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69412667T2 (en) | Overvoltage-tolerant output buffer circuit | |
DE69118953T2 (en) | Buffer circuit | |
DE68912277D1 (en) | Output buffer circuit. | |
DE69716308T2 (en) | OUTPUT BUFFER CIRCUIT | |
DE69317213D1 (en) | Output buffer circuits | |
DE69216773T2 (en) | Output buffer circuit | |
DE69717893D1 (en) | Output buffer circuit | |
DE69515407D1 (en) | Output buffer circuit | |
DE69522296T2 (en) | IMPROVED OUTPUT DATA BUFFER | |
DE69620323T2 (en) | Input buffer circuit | |
DE69115551D1 (en) | Buffer circuit | |
DE69725829D1 (en) | Semiconductor output buffer circuit | |
DE69224572T2 (en) | Regulated BICMOS output buffer circuit | |
FI102495B1 (en) | Read / output device | |
DE69223676D1 (en) | Output buffer circuit | |
DE69121125D1 (en) | Information input / output device | |
DE69522196T2 (en) | Buffer circuit and bias circuit | |
KR960025893U (en) | Data output buffer circuit of the BICMOS device | |
DE69126401D1 (en) | Buffer circuit | |
KR940021417U (en) | Output buffer circuit | |
KR960009437U (en) | Data output buffer circuit | |
KR950024042U (en) | Buffer circuit for data output | |
KR940021418U (en) | Output buffer circuit | |
KR920006419U (en) | Rice field | |
KR950021800U (en) | Data output buffer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
REGI | Registration of establishment | ||
FPAY | Annual fee payment |
Payment date: 20090304 Year of fee payment: 12 |
|
EXPY | Expiration of term |