KR960015930B1 - Method for manufacturing bipolar transistor - Google Patents
Method for manufacturing bipolar transistor Download PDFInfo
- Publication number
- KR960015930B1 KR960015930B1 KR1019880012211A KR880012211A KR960015930B1 KR 960015930 B1 KR960015930 B1 KR 960015930B1 KR 1019880012211 A KR1019880012211 A KR 1019880012211A KR 880012211 A KR880012211 A KR 880012211A KR 960015930 B1 KR960015930 B1 KR 960015930B1
- Authority
- KR
- South Korea
- Prior art keywords
- bipolar transistor
- emitter region
- photoresist
- region
- base
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title claims description 7
- 238000000034 method Methods 0.000 title abstract description 7
- 229920002120 photoresistant polymer Polymers 0.000 claims abstract description 7
- 239000004065 semiconductor Substances 0.000 claims abstract description 4
- 238000005468 ion implantation Methods 0.000 claims abstract description 3
- 238000000206 photolithography Methods 0.000 claims abstract 3
- 239000000758 substrate Substances 0.000 claims abstract 2
- 238000010438 heat treatment Methods 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 3
- 239000002019 doping agent Substances 0.000 description 2
- 229910004298 SiO 2 Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66234—Bipolar junction transistors [BJT]
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Bipolar Transistors (AREA)
Abstract
Description
제1도는 종래의 트랜지스터 구조도.1 is a conventional transistor structure diagram.
제2도는 본 발명의 제조공정도.2 is a manufacturing process diagram of the present invention.
* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings
11, 21 : n-에피택셜층 12, 25 : 에미터영역11, 21: n -
13, 24, 24' : 베이스영역, 14p+영역 22 : 산화막층(SiO2층)13, 24, 24 ': base region, 14p + region 22: oxide layer (SiO 2 layer)
23, 23' : 포토레지스터23, 23 ': photoresistor
본 발명은 샐로우(shal1ow) 정크션 구조를 갖는 반도체 소자의 바이폴러 트랜지스터에 관한 것으로, 특히 베이스의 패시브(Passive) 저항값을 줄여 주파수 및 전기적 특성이 향상되게 한 바이폴러 트랜지스터 제조방법에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a bipolar transistor of a semiconductor device having a shallow junction structure, and more particularly, to a method of manufacturing a bipolar transistor in which a frequency and electrical characteristics are improved by reducing a passive resistance value of a base. .
일반적으로 샐로우 정크션 구조의 반도체 소자에서 이득률(hFE)을 정크션 구조에 관계없이 일정하게 하기 위해 베이스 전류(IB)를 제어하려면, 베이스 저항값이 높아야 하므로 베이스의 도핑농도를 낮게 해야 한다.In general, the gain ratio (h FE ) in a shallow junction structure semiconductor device. In order to control the base current I B to make the constant constant regardless of the junction structure, the base doping concentration must be low because the base resistance value must be high.
그러나 이 경우 베이스의 패시브 저항값이 커져 노이즈가 커지는 문제점이 있었다.In this case, however, the passive resistance value of the base is increased, resulting in a large noise.
이런 문제점을 해결코자 종래에는 제1도의 (a)와 같이 베이스영역(13)과 에미터영역(l2)을 가진 트랜지스터에 제1도의 (b)와 같이 p+영역(14)을 만들어 베이스의 패시브 저항값을 줄였으나, p+영역(l4)을 만드는 공정으로 인해 전체 공정이 복잡하고, 이 공정에 p+마스크(Mask)가 소요되므로 비용상승의 원인이 되었다.To solve this problem, conventionally, p + regions 14 are formed in a transistor having a
본 발명은 이와같은 종래의 결점을 없애기 위해 공정을 간단히 하고. 그에 따라 비용이 절감되게 창안한 것으로서, 이를 본 발명의 제조공정도인 제2도에 의하여 상세히 설명하면 다음과 같다.The present invention simplifies the process to eliminate this conventional drawback. Accordingly, the present invention is designed to reduce the cost, which will be described in detail with reference to FIG. 2, which is a manufacturing process diagram of the present invention.
제2도의 (a)와 같이 n-에피택셜층(21)을 형성한 후 산화막(22)을 형성하고, 세2도의 (b)와 같이 에미터영역이 될 부분의 산화막(22)만 남도록 에칭하며, 제2도의 (c)와 같이 포토레지스터(23)를 도포한 후, 베이스영역이 될 부분을 사진식각함과 아울러, 제2도의 (d)와 같이 저농도의 이온주입에 의해 베이스영역(24, 2')을 형성한 후, 제2도의 (e)와 같이 산화막(22)을 제거하고, 포트레지스터(23')를 도포한 후 에미터영역이 될 부분을 사진식각하며, 제2도의 (f)와 같이 열처리 후 이온주입에 의해 에미터영역(25)을 형성함으로써 본 발명의 바이폴러 트랜지스터를 제조한다.After forming the n −
이와같이 제조되는 바이폴러 트랜지스터에 있어서, 베이스영역(24)의 도핑농도를 베이스영역(24')의 도핑농도보다 임의로 낮게 하여 베이스영역(24)의 패시브 저항값을 낮출 수 있어 노이즈를 줄여 나갈 수 있다.In the bipolar transistor manufactured as described above, the dopant concentration of the
이상의 상세한 설명과 같이 본 발명은 샐로우 정크션 구조의 바이폴러 트랜지스터를 제조할 때 베이스 저항값을 임의대로 설정할 수 있고, 이때 발생하는 베이스의 패시브 저항값을 감소시킬 수 있어 노이즈가 적은 트랜지스터를 제조할 수 있을 뿐 아니라, 공정이 간단해지므로 비용을 절감할 수 있는 효과가 있다.As described above, the present invention can arbitrarily set a base resistance value when manufacturing a bipolar transistor having a shallow junction structure, and reduce a passive resistance value of a base generated at this time, thereby manufacturing a transistor having low noise. Not only can this be done, but the process can be simplified, resulting in cost savings.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019880012211A KR960015930B1 (en) | 1988-09-21 | 1988-09-21 | Method for manufacturing bipolar transistor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019880012211A KR960015930B1 (en) | 1988-09-21 | 1988-09-21 | Method for manufacturing bipolar transistor |
Publications (2)
Publication Number | Publication Date |
---|---|
KR900005614A KR900005614A (en) | 1990-04-14 |
KR960015930B1 true KR960015930B1 (en) | 1996-11-23 |
Family
ID=19277914
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019880012211A KR960015930B1 (en) | 1988-09-21 | 1988-09-21 | Method for manufacturing bipolar transistor |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR960015930B1 (en) |
-
1988
- 1988-09-21 KR KR1019880012211A patent/KR960015930B1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR900005614A (en) | 1990-04-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4283236A (en) | Method of fabricating lateral PNP transistors utilizing selective diffusion and counter doping | |
US4393575A (en) | Process for manufacturing a JFET with an ion implanted stabilization layer | |
JPH0252422B2 (en) | ||
US5838027A (en) | Semiconductor device and a method for manufacturing the same | |
US4672403A (en) | Lateral subsurface zener diode | |
GB2037073A (en) | Method of producing a metal-semiconductor fieldeffect transistor | |
US4758537A (en) | Lateral subsurface zener diode making process | |
US4244001A (en) | Fabrication of an integrated injection logic device with narrow basewidth | |
KR960015930B1 (en) | Method for manufacturing bipolar transistor | |
US3575742A (en) | Method of making a semiconductor device | |
US4144106A (en) | Manufacture of an I2 device utilizing staged selective diffusion thru a polycrystalline mask | |
US3362856A (en) | Silicon transistor device | |
JPS6129554B2 (en) | ||
JP2808945B2 (en) | Method of manufacturing vertical MOS field effect transistor | |
JPS55108767A (en) | Semiconductor device and manufacture of the same | |
KR940012542A (en) | Transistor Manufacturing Method Eliminating Narrow Bass Effect | |
JP3211349B2 (en) | Semiconductor device and method of manufacturing the same | |
KR900005343B1 (en) | Method for high voltage and high speed semiconductor device of manufacture | |
JPH04116933A (en) | Manufacture of semiconductor device | |
JPH06314771A (en) | Semiconductor device and manufacture thereof | |
JPH07169771A (en) | Semiconductor device and its manufacture | |
JPS5966168A (en) | Manufacture of semiconductor device | |
JPS60223159A (en) | Manufacture of semiconductor device | |
JPH04112539A (en) | Manufacture of semiconductor device | |
KR880009445A (en) | Manufacturing Method of Semiconductor Device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20051019 Year of fee payment: 10 |
|
LAPS | Lapse due to unpaid annual fee |