KR960015826U - 영상 수평보간 회로 - Google Patents

영상 수평보간 회로

Info

Publication number
KR960015826U
KR960015826U KR2019940026403U KR19940026403U KR960015826U KR 960015826 U KR960015826 U KR 960015826U KR 2019940026403 U KR2019940026403 U KR 2019940026403U KR 19940026403 U KR19940026403 U KR 19940026403U KR 960015826 U KR960015826 U KR 960015826U
Authority
KR
South Korea
Prior art keywords
interpolation circuit
video interpolation
video
circuit
interpolation
Prior art date
Application number
KR2019940026403U
Other languages
English (en)
Other versions
KR0132262Y1 (ko
Inventor
김진구
Original Assignee
삼성전자주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자주식회사 filed Critical 삼성전자주식회사
Priority to KR2019940026403U priority Critical patent/KR0132262Y1/ko
Publication of KR960015826U publication Critical patent/KR960015826U/ko
Application granted granted Critical
Publication of KR0132262Y1 publication Critical patent/KR0132262Y1/ko

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N23/00—Cameras or camera modules comprising electronic image sensors; Control thereof
    • H04N23/80—Camera processing pipelines; Components thereof
    • H04N23/81—Camera processing pipelines; Components thereof for suppressing or minimising disturbance in the image signal generation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733—Controllable logic circuits
    • H03K19/1737—Controllable logic circuits using multiplexers
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/04—Synchronising

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Television Systems (AREA)
KR2019940026403U 1994-10-10 1994-10-10 영상 수평보간 회로 KR0132262Y1 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019940026403U KR0132262Y1 (ko) 1994-10-10 1994-10-10 영상 수평보간 회로

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019940026403U KR0132262Y1 (ko) 1994-10-10 1994-10-10 영상 수평보간 회로

Publications (2)

Publication Number Publication Date
KR960015826U true KR960015826U (ko) 1996-05-17
KR0132262Y1 KR0132262Y1 (ko) 1998-12-15

Family

ID=19395158

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019940026403U KR0132262Y1 (ko) 1994-10-10 1994-10-10 영상 수평보간 회로

Country Status (1)

Country Link
KR (1) KR0132262Y1 (ko)

Also Published As

Publication number Publication date
KR0132262Y1 (ko) 1998-12-15

Similar Documents

Publication Publication Date Title
DE69534896D1 (de) Videoindexierungsprotokoll
DE69526419T2 (de) Zeitverzögerungsschaltung
DE69511661T2 (de) Referenzschaltung
DE69505091D1 (de) Schaltungsganordnung
DE69517984D1 (de) Schaltungsanordnung
DE69509434T2 (de) Interpolationsschaltung
DE69713480D1 (de) Schaltungsanordnung
DE69709604T2 (de) Schaltungsanordnung
DE69514022T2 (de) Quantizierungsschaltung
DE69714208D1 (de) Schaltungsanordnung
DE69521998T2 (de) Schaltungsanordnung
DE69714163D1 (de) Schaltungsanordnung
KR960015826U (ko) 영상 수평보간 회로
DE69515115D1 (de) Schaltungsanordnung
DE69508740T2 (de) Schaltungsanordnung
DE69522163T2 (de) Schnittstellenschaltung
DE69714207T2 (de) Schaltungsanordnung
KR950034494U (ko) 튜너의 음질개선 회로
KR960019461U (ko) 디스크램블 회로
KR960009509U (ko) 텔레비젼
KR960025946U (ko) 코드변환 회로
KR960018759U (ko) 오녹화 방지회로
KR960019342U (ko) 블랙백 회로
KR950026098U (ko) 폐쇄회로 티브이 시스템
ATA27194A (de) Schaltungsanordnung

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20070830

Year of fee payment: 10

LAPS Lapse due to unpaid annual fee