KR960009792A - Variable surround circuit - Google Patents

Variable surround circuit Download PDF

Info

Publication number
KR960009792A
KR960009792A KR1019940019666A KR19940019666A KR960009792A KR 960009792 A KR960009792 A KR 960009792A KR 1019940019666 A KR1019940019666 A KR 1019940019666A KR 19940019666 A KR19940019666 A KR 19940019666A KR 960009792 A KR960009792 A KR 960009792A
Authority
KR
South Korea
Prior art keywords
signal
surround
variable
time delay
pass filter
Prior art date
Application number
KR1019940019666A
Other languages
Korean (ko)
Other versions
KR960015874B1 (en
Inventor
이용원
Original Assignee
배순훈
대우전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 배순훈, 대우전자 주식회사 filed Critical 배순훈
Priority to KR1019940019666A priority Critical patent/KR960015874B1/en
Publication of KR960009792A publication Critical patent/KR960009792A/en
Application granted granted Critical
Publication of KR960015874B1 publication Critical patent/KR960015874B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04S—STEREOPHONIC SYSTEMS 
    • H04S1/00—Two-channel systems
    • H04S1/002—Non-adaptive circuits, e.g. manually adjustable or static, for enhancing the sound image or the spatial distribution
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/135—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of time reference signals, e.g. clock signals
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
    • H03K2005/00019—Variable delay
    • H03K2005/00058—Variable delay controlled by a digital setting
    • H03K2005/00071—Variable delay controlled by a digital setting by adding capacitance as a load

Abstract

본 발명은 서라운드출력 가능한 음향기기에 있어서 사용자의 선택에 따라 서라운드신호의 지연시간을 다양하게 가변시킴으로써 서라운드 효과를 극대화시킬 수 있도록 된 가변형 서라운드회로를 제공하기 위한 것이다.The present invention is to provide a variable surround circuit that can maximize the surround effect by varying the delay time of the surround signal in accordance with the user's selection in the sound output capable of surround output.

이를 위해 본 발명은, 시간지연부(40)에서 소정시간 지연출력된 후 지역필터(50) 및 증폭기(60)를 거친 서라운드신호를 스피커(SP)를 매개로 하여 출력시키는 음향기기에서, 오디오신호처리된 L,R채널의 오디오 신호를 복수의 서라운드 신호패턴(S1,S2,S3)으로 변환시키는 신호변환수단(10)과, 사용자가 임의의 서라운드 신호패턴을 선택하게 됨에 따라 마이컴의 제어하에 상기 신호변환수단(10)으로부터의 서라운드신호패턴 중 특정패턴을 추종하기 위해 스위칭동작하는 신호선택부(20)및, 상기 신호선택부(20)의 스위칭동작과 결과에 따라 해당서라운드신호의 지연시간을 결정하여 상기 시간지연부(40)로 인가하는 시간지연결정수단(30)을 추가로 구비하여 구성된 것이다.To this end, the present invention, in a sound device that outputs a surround signal through the local filter 50 and the amplifier 60 after a predetermined time delay output from the time delay unit 40 via the speaker SP, the audio signal Signal conversion means 10 for converting the processed L, R channel audio signal into a plurality of surround signal patterns (S1, S2, S3) and under the control of the microcomputer as the user selects an arbitrary surround signal pattern. A signal selector 20 for switching to follow a specific pattern among the surround signal patterns from the signal converting means 10 and a delay time of the corresponding surround signal according to the switching operation and the result of the signal selector 20. It is configured to further include a time delay determination means 30 to determine and apply to the time delay unit 40.

Description

가변형 서라운드회로Variable surround circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명의 일실시예에 따른 가변형 서라운드회로도이다.1 is a variable surround circuit diagram according to an embodiment of the present invention.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

10 : 신호변환수단 20 : 신호선택부10: signal conversion means 20: signal selection unit

30 : 시간지연결정수단 40 : 시간지연부30: time delay determination means 40: time delay unit

50 : 저역필터 60 : 증폭기50: low pass filter 60: amplifier

Claims (5)

시간지연부(40)에서 소정시간 지연출력된 후 저역필터(50) 및 증폭기(60)를 거친 서라운드신호를 스피커(SP)를 매개로 하여 출력시키는 음향기기에 있어서, 오디오신호처리된 L, R채널의 오디오신호를 복수의 서라운드신호패턴(S1, S2, S3)으로 변환시키는 신호변환수단(10)과, 사용자가 임의의 서라운드신호패턴을 선택하게 됨에 따라 마이컴의 제어하에 상기 신호변환수단(10)으로부터의 서라운드신호패턴중 특정패턴을 추정하기 위해 스위칭동작하는 신호선택부(20) 및 상기 신호선택부(20)의 스위칭동작결과에 따라 해당 서라운드신호의 지연시간을 결정하여 상기 시간지연부(40)로 인가하는 시간지연결정수단(30)을 추가로 구비하여 구성된 것을 특징으로 하는 가변형 서라운드회로.In a sound device that outputs a surround signal through the low pass filter 50 and the amplifier 60 after a predetermined time delay output from the time delay unit 40 via the speaker SP, L and R processed with audio signals. Signal converting means 10 for converting the audio signal of the channel into a plurality of surround signal patterns (S1, S2, S3) and the signal converting means (10) under the control of the microcomputer as the user selects an arbitrary surround signal pattern. In order to estimate a specific pattern among the surround signal patterns from), the delay time of the corresponding surround signal is determined according to the switching operation result of the switching operation of the signal selection unit 20 and the signal selection unit 20. 40. A variable surround circuit, characterized in that it further comprises a time delay determining means (30) to be applied to. 제1항에 있어서, 상기 신호변환수단(10)은 상기 L, R채널의 오디오신호를 합성하여 출력시키는 제1신호변환부(11)와, 상기 L, R채널의 오디오신호를 소정의 필터링동작후에 합성출력시키는 제2신호변환부(13) 및 상기 L, R채널의 오디오신호와 함께 상기 저역필터(50)로부터 피드백되는 서라운드신호를 합성하여 출력시키는 제3신호변환부(15)로 구성된 것을 특징으로 하는 가변형 서라운드회로.2. The signal converting means (10) according to claim 1, wherein the signal converting means (10) comprises a first signal converting section (11) for synthesizing and outputting audio signals of the L and R channels, and a predetermined filtering operation on the audio signals of the L and R channels. And a third signal converter 15 for synthesizing and outputting a surround signal fed back from the low pass filter 50 together with the audio signals of the L and R channels. Variable surround circuit characterized by. 제2항에 있어서, 상기 제1 및 제3신호변환부(11, 15)는 OP 앰프(10a; 10e)로 구성되고, 제2신호변환부(13)는 고역필터(10b)와 저역필터(10c) 및 OP 앰프(10d)로 구성된 것을 특징으로 하는 가변형 서라운드회로.3. The first and third signal converters 11 and 15 are composed of OP amplifiers 10a and 10e, and the second signal converter 13 comprises a high pass filter 10b and a low pass filter. 10c) and an OP amplifier 10d. 제1항에 있어서, 상기 시간지연결정수단(30)은 소정의 고정시정수를 유지하는 시정수소자(R, R2, C4)가 접속되어 있는 클럭발진기(30a)와, 상기 신호선택부(20)에서 선택에 따라 상기 고정시정수를 가변시키는 복수의 가변소자(C1, C2, C3)로 구성된 것을 특징으로 하는 가변형 서라운드회로.The signal delay unit (30) according to claim 1, wherein said time delay determining means (30) comprises a clock oscillator (30a) to which time constant elements (R, R2, and C4) for holding a predetermined fixed time constant are connected; A variable surround circuit comprising a plurality of variable elements (C1, C2, C3) for varying the fixed time constant according to the selection. 제4항에 있어서, 상기 복수의 가변소자(C1, C2, C3)는 차등적인 정전용량을 지닌 캐패시터로 구성된 것을 특징으로 하는 가변형 서라운드회로.5. The variable surround circuit according to claim 4, wherein the plurality of variable elements (C1, C2, C3) are composed of capacitors having differential capacitance. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019940019666A 1994-08-10 1994-08-10 Variable type surround circuit KR960015874B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019940019666A KR960015874B1 (en) 1994-08-10 1994-08-10 Variable type surround circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019940019666A KR960015874B1 (en) 1994-08-10 1994-08-10 Variable type surround circuit

Publications (2)

Publication Number Publication Date
KR960009792A true KR960009792A (en) 1996-03-22
KR960015874B1 KR960015874B1 (en) 1996-11-22

Family

ID=19390084

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940019666A KR960015874B1 (en) 1994-08-10 1994-08-10 Variable type surround circuit

Country Status (1)

Country Link
KR (1) KR960015874B1 (en)

Also Published As

Publication number Publication date
KR960015874B1 (en) 1996-11-22

Similar Documents

Publication Publication Date Title
WO2000035096A3 (en) Analog-digital converter
KR960009792A (en) Variable surround circuit
GB2084835B (en) Multiplexed electrical signal processor
KR890004503A (en) Digital Data Demodulation Circuit
KR900004179A (en) Noise Reduction Circuit
KR19990025250A (en) Automatic equalizer unit
KR970031383A (en) METHOD FOR MUTING A DIGITAL SIGNAL AND A DIGITAL SIGNAL RECORDING APPARATUS AND A DIGITAL SIGNAL PROCESSING APPARATUS EMPLOYING THE DIGITAL SIGNAL MUTING METHOD
JP3758849B2 (en) Data converter
RU96124373A (en) MODULATION DEVICE FOR PAGING TRANSMITTER (OPTIONS)
KR100194955B1 (en) Real Zero Single Sideband Signal Generator Using Digital Signal Processing Device and Its Driving Method
WO2001071874A3 (en) Cvt transient filter
KR950030109A (en) Pitch automatic control device
KR980004803A (en) Multichannel de-emphasis filter without multiplier
KR970031276A (en) Adjacent intermediate frequency channel signal trap circuit
RU99114378A (en) CORRELATOR FOR ORTHOGONAL SHIFT SIGNALS WITH COMPENSATION OF STRUCTURAL INTERFERENCE
KR980004715A (en) Key Controller with Dynamic Cross Fading
KR970058278A (en) Audio components and their remote controls
KR920014222A (en) Multi broadcasting tuning circuit and method
KR950013026A (en) Chopper Stabilized Switched Capacitor Filter
KR960027988A (en) Multi ring tone generator of telephone
KR980006830A (en) Filter circuit of a single power source
KR930024304A (en) External signal input device
KR970002643A (en) Address generator
KR910020694A (en) Digital signal processing device
RU2000117711A (en) MULTI-CHANNEL SWITCH

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 19991030

Year of fee payment: 4

LAPS Lapse due to unpaid annual fee