KR950028263A - Voltage conversion circuit - Google Patents

Voltage conversion circuit Download PDF

Info

Publication number
KR950028263A
KR950028263A KR1019950006865A KR19950006865A KR950028263A KR 950028263 A KR950028263 A KR 950028263A KR 1019950006865 A KR1019950006865 A KR 1019950006865A KR 19950006865 A KR19950006865 A KR 19950006865A KR 950028263 A KR950028263 A KR 950028263A
Authority
KR
South Korea
Prior art keywords
voltage
circuit
boosted
synchronous signal
output
Prior art date
Application number
KR1019950006865A
Other languages
Korean (ko)
Other versions
KR0150376B1 (en
Inventor
히데아키 우치다
고우지 오하시
Original Assignee
사또오 후미오
가부시기가이샤 도시바
오카모토 세이시
도시바 마이크로 일렉트로닉스 가부시기가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 사또오 후미오, 가부시기가이샤 도시바, 오카모토 세이시, 도시바 마이크로 일렉트로닉스 가부시기가이샤 filed Critical 사또오 후미오
Publication of KR950028263A publication Critical patent/KR950028263A/en
Application granted granted Critical
Publication of KR0150376B1 publication Critical patent/KR0150376B1/en

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/04—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of a single character by selection from a plurality of characters, or by composing the character by combination of individual elements, e.g. segments using a combination of such display devices for composing words, rows or the like, in a frame with fixed character positions
    • G09G3/16—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of a single character by selection from a plurality of characters, or by composing the character by combination of individual elements, e.g. segments using a combination of such display devices for composing words, rows or the like, in a frame with fixed character positions by control of light from an independent source
    • G09G3/18—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of a single character by selection from a plurality of characters, or by composing the character by combination of individual elements, e.g. segments using a combination of such display devices for composing words, rows or the like, in a frame with fixed character positions by control of light from an independent source using liquid crystals
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/06—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider
    • H02M3/07—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider using capacitors charged and discharged alternately by semiconductor devices with control electrode, e.g. charge pumps
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10—Regulating voltage or current
    • G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
    • G05F1/462—Regulating voltage or current wherein the variable actually regulated by the final control device is dc as a function of the requirements of the load, e.g. delay, temperature, specific voltage/current characteristic
    • G05F1/465—Internal voltage generators for integrated circuits, e.g. step down generators

Abstract

본 발명은 외부단자에 인가되는 서지 전압으로부터 내부 회로를 보호하기 위한 보호소자가 설치된 전압 변환회로로, 내부 회로를 정상적으로 동작시킬수 있고, 소망하는 복수 종류의 출력전압을 안정되게 얻는 것을 특징으로 한다.The present invention is a voltage conversion circuit provided with a protection element for protecting an internal circuit from a surge voltage applied to an external terminal. The present invention is characterized in that the internal circuit can be operated normally, and the desired output voltage can be stably obtained.

상기 전압 변환 회로는 입력전압으로부터 일정전압을 출력하는 정전압 출력회로(14)와, 이 정전압 출력 회로(14)의 출력전압을 승압하는 승압 회로(17)와, 클록신호의 레벨 시프트를 행하는 레벨 시프터 회로(15)와, 상기 입력전압의 노드와 상기 승압 회로의 승압 전압의 노드중 가장 큰 값의 승압 전압이 출력되는 노드와의 사이에 삽입되어 다이오드로서 작용하는 P 채널 MOS 트랜지스터(29)를 구비한다.The voltage conversion circuit includes a constant voltage output circuit 14 for outputting a constant voltage from an input voltage, a boost circuit 17 for boosting the output voltage of the constant voltage output circuit 14, and a level shifter for level shifting the clock signal. A circuit 15 and a P-channel MOS transistor 29 interposed between the node of the input voltage and the node at which the boosted voltage having the largest value among the nodes of the boosted voltage of the boosted circuit is output. do.

Description

전압 변환 회로Voltage conversion circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명에 관한 전압 변환회로의 제1실시예에 의한 구성을 도시하는 블록도.1 is a block diagram showing a configuration according to a first embodiment of a voltage conversion circuit according to the present invention.

Claims (2)

제1전압을 수신하여 이 제1전압보다도 값이 작은 일정치의 제2전압을 출력하는 정전압 출력 회로(14)와, 상기 제2전압 및 제1동기신호를 수신하며 제1동기신호를 기초로 제2전압을 승압하는 동작이 제어되어 제2전압보다도 값이 큰 적어도 1개의 전압을 출력하는 승압 회로(17)와, 상기 제1전압을 한쪽의 논리 레벨로 하는 제2동기신호 및 상기 승압 회로의 승압전압 중 가장 큰 값의 승압전압을 수신하여 이 제2동기신호의 한쪽의 논리 레벨을 시프트함으로써 상기 제1동기신호를 발생시키는 레벨 시프터 회로(15)와, 상기 제1전압의 노드와 상기 승압 회로의 승압 전압의 노등 중 가장 큰 값의 승압 전압이 출력되는 노드와의 사이에 삽입된 단일방향 도전성 소자를 구비하는 것을 특징으로 하는 전압 변환회로.A constant voltage output circuit 14 for receiving a first voltage and outputting a second voltage having a predetermined value smaller than the first voltage, and receiving the second voltage and the first synchronous signal, based on the first synchronous signal. A step-up circuit 17 for controlling the operation of boosting the second voltage to output at least one voltage having a value greater than the second voltage, a second synchronous signal and the step-up circuit for setting the first voltage to one logic level; A level shifter circuit 15 for generating the first synchronous signal by receiving a boosted voltage having the largest value among the voltage boosted voltages and shifting one logic level of the second synchronous signal; A voltage conversion circuit comprising a unidirectional conductive element inserted between a node for outputting a boosted voltage having the largest value among the ramps of the boosted voltage of the booster circuit. 제1전압을 수신하여 이 제1전압보다도 값이 작은 일정치의 제2전압을 출력하는 제1정전압 출력 회로(14)와, 상기 제2전압 및 제1동기신호를 수신하며 제1동기신호를 기초를 제2전압을 승압하는 동작이 제어되어 제2전압보다도 값이 큰 적어도 1개의 전압을 출력하는 승압 회로(14)와, 상기 제1전압을 한쪽의 논리 레벨로 하는 제2동기신호 및 상기 승압회로의 승압 전압 중 가장 큰 값의 승압 전압을 수신하여 이 제2동기신호의 한쪽의 논리 레벨을 시프트함으로써 상기 제1동기신호를 발생시키는 레벨 시프터 회로(15)와, 상기 제1전압을 수신하여 이 제1전압보다도 값이 작고 또한 상기 제2전압보다는 값이 큰 일정치의 제3전압을 출력하는 제2정전압 출력회로(30)와, 상기 제3전압의 노드와 상기 승압 회로의 승압 전압 중 가장 큰 값의 승압 전압이 출력되는 노드와의 사이에 삽입된 단일방향 도전성 소자를 구비하는 것을 특징으로 하는 전압 변환 회로.A first constant voltage output circuit 14 for receiving a first voltage and outputting a second voltage having a predetermined value smaller than the first voltage, and receiving the second voltage and the first synchronous signal to receive a first synchronous signal. A step-up circuit 14 for controlling the operation of stepping up the second voltage based on the base to output at least one voltage having a value greater than the second voltage; a second synchronous signal for setting the first voltage to one logic level; A level shifter circuit 15 for generating the first synchronous signal by receiving a boosted voltage having the largest value among the boosted voltages of the boosted circuit and shifting one logic level of the second synchronous signal, and receiving the first voltage; A second constant voltage output circuit 30 for outputting a third voltage having a constant value smaller than the first voltage and larger than the second voltage, and the boost voltage of the node of the third voltage and the boost circuit. Of the boosted voltage of the largest value Voltage converter circuit comprising the unidirectional conductive element inserted in between. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950006865A 1994-03-29 1995-03-29 Voltage transforming circuit KR0150376B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP94-058411 1994-03-29
JP05841194A JP3148070B2 (en) 1994-03-29 1994-03-29 Voltage conversion circuit

Publications (2)

Publication Number Publication Date
KR950028263A true KR950028263A (en) 1995-10-18
KR0150376B1 KR0150376B1 (en) 1998-12-15

Family

ID=13083638

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950006865A KR0150376B1 (en) 1994-03-29 1995-03-29 Voltage transforming circuit

Country Status (3)

Country Link
US (1) US5513091A (en)
JP (1) JP3148070B2 (en)
KR (1) KR0150376B1 (en)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR0137437B1 (en) * 1994-12-29 1998-06-01 김주용 Output voltage control circuit of charge pump circuit
DE69518826T2 (en) * 1995-04-14 2001-02-22 St Microelectronics Srl Voltage step-up circuit for generating an approximately constant voltage level
JP2738335B2 (en) * 1995-04-20 1998-04-08 日本電気株式会社 Boost circuit
JPH09162713A (en) * 1995-12-11 1997-06-20 Mitsubishi Electric Corp Semiconductor integrated circuit
DE19627197C1 (en) * 1996-07-05 1998-03-26 Siemens Ag Device for voltage multiplication with little dependence of the output voltage on the supply voltage
JP3572473B2 (en) 1997-01-30 2004-10-06 株式会社ルネサステクノロジ Liquid crystal display control device
EP1079506A1 (en) 1999-08-26 2001-02-28 Alcatel Voltage generating circuit
KR100333351B1 (en) * 2000-04-26 2002-04-19 박종섭 Data level stabilizer
DE10162765A1 (en) 2001-12-20 2003-07-03 Koninkl Philips Electronics Nv Arrangement for controlling a display device with a voltage multiplier
US6864664B2 (en) * 2003-06-06 2005-03-08 Sony Corporation Circuit for charging supplemental battery in portable electronic device
US7768309B2 (en) * 2007-12-03 2010-08-03 Luich Thomas M Low-noise PECL output driver
JP6753963B2 (en) * 2019-01-10 2020-09-09 華邦電子股▲ふん▼有限公司Ｗｉｎｂｏｎｄ Ｅｌｅｃｔｒｏｎｉｃｓ Ｃｏｒｐ． Reverse bias voltage regulator
CN112130614B (en) * 2019-06-24 2021-11-02 华邦电子股份有限公司 Reverse bias voltage regulator

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS645351A (en) * 1987-06-26 1989-01-10 Sharp Kk Boosting circuit
JPH01259751A (en) * 1988-04-07 1989-10-17 Toshiba Corp Step-up circuit
JP2635789B2 (en) * 1989-01-17 1997-07-30 株式会社東芝 Signal delay circuit and clock signal generation circuit using the circuit
US5051882A (en) * 1989-01-27 1991-09-24 Teledyne Industries Three reservoir capacitor charge pump circuit
US5422586A (en) * 1993-09-10 1995-06-06 Intel Corporation Apparatus for a two phase bootstrap charge pump
US5394027A (en) * 1993-11-01 1995-02-28 Motorola, Inc. High voltage charge pump and related circuitry

Also Published As

Publication number Publication date
JPH07271322A (en) 1995-10-20
US5513091A (en) 1996-04-30
KR0150376B1 (en) 1998-12-15
JP3148070B2 (en) 2001-03-19

Similar Documents

Publication Publication Date Title
KR100700406B1 (en) Voltage Regulator
KR980004941A (en) Output potential supply circuit
KR970013707A (en) Level shift semiconductor device
KR940006345A (en) Boost voltage generator circuit
KR970051173A (en) Boost pulse generating circuit
KR950028263A (en) Voltage conversion circuit
KR960016135A (en) Signal voltage level conversion circuit and output buffer circuit
KR960043527A (en) Low power high speed level shifter
KR970005773B1 (en) Charge pump circuit
KR940012849A (en) Stress Mode Circuits for Integrated Circuits with On-Chip Dropout Converters
KR970029753A (en) Semiconductor memory device with boosted power supply
KR970076865A (en) The charge pump circuit of the nonvolatile semiconductor memory device
KR960706219A (en) Boosting Circuit
KR0153542B1 (en) Reference voltage generating circuit
US5059816A (en) High speed booster circuit
KR970701947A (en) LOW LOSS INTEGRATED CIRCUIT WITH REDUCED CLOCK SWING
KR960015904A (en) Internal Voltage Boost Circuit in Semiconductor Integrated Devices
KR960019978A (en) Pulse generator
KR950012459A (en) Output circuit for multi-bit output memory circuit
KR960025708A (en) Output voltage control circuit of charge pump circuit
KR970003257A (en) Semiconductor memory device
KR100275329B1 (en) Ring oscillator for semiconductor device
KR100218333B1 (en) Boot-strap circuit
KR970051075A (en) Voltage boosting circuit of semiconductor memory device
KR100295677B1 (en) Voltage booster circuit

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20090527

Year of fee payment: 12

LAPS Lapse due to unpaid annual fee