KR950015286A - Erasure prevention circuit during V seed regeneration - Google Patents

Erasure prevention circuit during V seed regeneration Download PDF

Info

Publication number
KR950015286A
KR950015286A KR1019930025651A KR930025651A KR950015286A KR 950015286 A KR950015286 A KR 950015286A KR 1019930025651 A KR1019930025651 A KR 1019930025651A KR 930025651 A KR930025651 A KR 930025651A KR 950015286 A KR950015286 A KR 950015286A
Authority
KR
South Korea
Prior art keywords
circuit
oscillation
oscillation circuit
erasing
signal
Prior art date
Application number
KR1019930025651A
Other languages
Korean (ko)
Other versions
KR960005405B1 (en
Inventor
송건화
Original Assignee
배순훈
대우전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 배순훈, 대우전자 주식회사 filed Critical 배순훈
Priority to KR1019930025651A priority Critical patent/KR960005405B1/en
Publication of KR950015286A publication Critical patent/KR950015286A/en
Application granted granted Critical
Publication of KR960005405B1 publication Critical patent/KR960005405B1/en

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B15/00—Driving, starting or stopping record carriers of filamentary or web form; Driving both such record carriers and heads; Guiding such record carriers or containers therefor; Control thereof; Control of operating function
    • G11B15/02—Control of operating function, e.g. switching from recording to reproducing
    • G11B15/04—Preventing, inhibiting, or warning against accidental erasing or double recording

Landscapes

  • Television Signal Processing For Recording (AREA)

Abstract

본 발명은 재생시 비디오 테이프의 내용이 불의로 소거되는 것을 방지하기에 적당하도록 한 브이 씨 알의 재생시 소거 방지 회로에 관한 것으로 녹화 신호나 재생신호를 인식하여 바이어스 B′전원의 출력을 제어하는 제어수단(1)과, 제어수단(1)의 제어 신호에 의해 스위칭회로(2)로부터 전원을 공급방아 발진 주파수르 출력하는 발진회로(3)와, 발진회로(3)의 발진 주파수에 의해 비디오 테이프에 기록된 내용을 소거하는 소거 헤드(4)와, 발진 회로(3)와, 발진회로(3)의 발진회로(3)의 발진 주파수에 ㅡ이해 비디오 테이프에 기록된 내용을 소거하는 소거 헤드(4)와, 발진 회로(3)의 트랜지스터(Q1)베이서 및 콘덴서(C2)접점에 접속되어 재생 신호 입력시 발진회로(3)를 뮤트시키는 스위칭 제어 회로(5)를 구비하여 재생시 발진회로(3)가 뮤트되게 하여 소거가 이루어지지 않도록 한 것이다.The present invention relates to an erasure prevention circuit during playback of a V-seal suitable for preventing the contents of a video tape from being accidentally erased during playback. The present invention relates to controlling an output of a bias B 'power supply by recognizing a recording signal or a playback signal. The control means 1, the oscillation circuit 3 which outputs the power supply oscillation frequency from the switching circuit 2 by the control signal of the control means 1, and the video by the oscillation frequency of the oscillation circuit 3 Erasing head 4 for erasing contents recorded on tape, erasing circuit 3, and erasing head for erasing contents recorded on video tape at the oscillation frequency of oscillation circuit 3 of oscillation circuit 3 (4) and a regeneration control circuit (5) connected to the transistor (Q 1 ) base and the capacitor (C 2 ) contact of the oscillation circuit (3) to mute the oscillation circuit (3) upon inputting a reproduction signal. Oscillation circuit (3) is muted It will avoid the lure.

Description

비디오반복재생방법How to play video repeat

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도는 본 발명에 따른 브이 씨 알의 재생시 소거 방지 회로도.2 is a circuit diagram of an erasure prevention upon regeneration of a V seed according to the present invention.

Claims (2)

녹화 신호나 재생 신호를 인식하여 제어신호를 출력하는 제어수단(1)과, 상기 제어수단(1)의 제어 신호에 따라 Vcc 전원을 발진전압으로 출력하는 스위칭 회로(2)와, 상기 스위칭회로(2)로 부터 전원을 공급받아 발진 주파수를 출력하는 발진회로(3)와, 상기 발진회로(3)의 발진 주파수에 의해 비디오 테이프에 기록된 내용을 소거하는 소거 헤드(4)와, 상기 발진회로(3)의 트랜지스터(Q1) 베이스 및 콘덴서(C2)접점에 접속되어 재생 신호입력시 발진회로(3)를 뮤트시키는 스위칭 제어 회로(5)를 포함하여 구성된 것을 특징으로 하는 브이 씨 알의 재생시 소거 방지 회로.A control means (1) for recognizing a recording signal or a reproduction signal and outputting a control signal, a switching circuit (2) for outputting a Vcc power source with an oscillation voltage in accordance with the control signal of the control means (1), and the switching circuit ( 2) an oscillation circuit 3 for receiving the power from 2) and outputting an oscillation frequency, an erasing head 4 for erasing the contents recorded on the videotape by the oscillation frequency of the oscillation circuit 3, and the oscillation circuit (3) includes a switching control circuit (5) connected to the base of the transistor (Q 1 ) and a capacitor (C 2 ) to mute the oscillation circuit (3) upon inputting a reproduction signal. Erasure prevention circuit during playback. 제1항에 있어서, 상기 스위칭 제어회로(5)는 재생신호 입력시 스위칭되는 트랜지스터(Q2)를 포함하여 구성된 것을 특징으로 하는 브이 씨 알의 재생시 소거 방지 회로.The method of claim 1, wherein the switching control circuit 5 includes a reproduction signal V's al reproducing circuit of the erasure prevention, characterized in that configured by a transistor (Q 2) is switched on input. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019930025651A 1993-11-29 1993-11-29 Circuit for preventing erasing during play of vcr KR960005405B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930025651A KR960005405B1 (en) 1993-11-29 1993-11-29 Circuit for preventing erasing during play of vcr

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930025651A KR960005405B1 (en) 1993-11-29 1993-11-29 Circuit for preventing erasing during play of vcr

Publications (2)

Publication Number Publication Date
KR950015286A true KR950015286A (en) 1995-06-16
KR960005405B1 KR960005405B1 (en) 1996-04-24

Family

ID=19369229

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930025651A KR960005405B1 (en) 1993-11-29 1993-11-29 Circuit for preventing erasing during play of vcr

Country Status (1)

Country Link
KR (1) KR960005405B1 (en)

Also Published As

Publication number Publication date
KR960005405B1 (en) 1996-04-24

Similar Documents

Publication Publication Date Title
KR950015286A (en) Erasure prevention circuit during V seed regeneration
KR950015343A (en) Skew Compensation Device for Video Tape Recorder
KR920015272A (en) Magnetic recording and playback device
JPH065805B2 (en) Amplitude limiting circuit
KR930003430B1 (en) Cassette tape recorder system capable self dubing
JPH01269203A (en) High speed erasing device
KR910002031Y1 (en) Remaining signal removal circuit on viss rocording
KR950020638A (en) Audio signal and simultaneous playback of audio / video equipment
KR900009752Y1 (en) Recording noise reduction circuit
KR860007630A (en) Audio device
KR950000356Y1 (en) Audio dubing circuit
KR910006588B1 (en) Data erasing circuit of cassette recorder
KR930006884Y1 (en) Initial picture stabilization circuit for vtr
KR890002236B1 (en) Recoding system of cassette tape recorder
KR0125138Y1 (en) Apparatus for preventing the erasion of an audio reproducing signal for use in video cassette recorder
KR870000434Y1 (en) Record of magnetic record reproduction device and reproduction modulating circuit
KR100189868B1 (en) Dubbing circuit for image recording/reproducing apparatus
JPS5935868Y2 (en) Tape recorder recording/playback switch
KR950004050Y1 (en) Mixing system of audio cassette
KR930015692A (en) Audio Dubbing Circuit of the Camcorder
KR970050977A (en) Audio signal processing device when there is insufficient recording remaining of video tape
KR940009931A (en) Magnetic recording and / or reproducing apparatus
KR20050059454A (en) Audio apparatus of vcr/dvd combo
KR960019263A (en) Audio dubbing device
KR910013237A (en) Audio Dubbing Device

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20020329

Year of fee payment: 7

LAPS Lapse due to unpaid annual fee