KR950012727U - Tuner double-tuning circuit - Google Patents

Tuner double-tuning circuit

Info

Publication number
KR950012727U
KR950012727U KR2019930021564U KR930021564U KR950012727U KR 950012727 U KR950012727 U KR 950012727U KR 2019930021564 U KR2019930021564 U KR 2019930021564U KR 930021564 U KR930021564 U KR 930021564U KR 950012727 U KR950012727 U KR 950012727U
Authority
KR
South Korea
Prior art keywords
tuning circuit
tuner
double
tuner double
tuning
Prior art date
Application number
KR2019930021564U
Other languages
Korean (ko)
Other versions
KR960002201Y1 (en
Inventor
이승대
Original Assignee
엘지전자 부품주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 엘지전자 부품주식회사 filed Critical 엘지전자 부품주식회사
Priority to KR2019930021564U priority Critical patent/KR960002201Y1/en
Publication of KR950012727U publication Critical patent/KR950012727U/en
Application granted granted Critical
Publication of KR960002201Y1 publication Critical patent/KR960002201Y1/en

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03JTUNING RESONANT CIRCUITS; SELECTING RESONANT CIRCUITS
    • H03J3/00Continuous tuning
    • H03J3/02Details
    • H03J3/16Tuning without displacement of reactive element, e.g. by varying permeability
    • H03J3/18Tuning without displacement of reactive element, e.g. by varying permeability by discharge tube or semiconductor device simulating variable reactance
    • H03J3/185Tuning without displacement of reactive element, e.g. by varying permeability by discharge tube or semiconductor device simulating variable reactance with varactors, i.e. voltage variable reactive diodes
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03JTUNING RESONANT CIRCUITS; SELECTING RESONANT CIRCUITS
    • H03J3/00Continuous tuning
    • H03J3/02Details
    • H03J3/06Arrangements for obtaining constant bandwidth or gain throughout tuning range or ranges
    • H03J3/08Arrangements for obtaining constant bandwidth or gain throughout tuning range or ranges by varying a second parameter simultaneously with the tuning, e.g. coupling bandpass filter
KR2019930021564U 1993-10-20 1993-10-20 Double tunning circuit for tuner KR960002201Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019930021564U KR960002201Y1 (en) 1993-10-20 1993-10-20 Double tunning circuit for tuner

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019930021564U KR960002201Y1 (en) 1993-10-20 1993-10-20 Double tunning circuit for tuner

Publications (2)

Publication Number Publication Date
KR950012727U true KR950012727U (en) 1995-05-17
KR960002201Y1 KR960002201Y1 (en) 1996-03-15

Family

ID=19366015

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019930021564U KR960002201Y1 (en) 1993-10-20 1993-10-20 Double tunning circuit for tuner

Country Status (1)

Country Link
KR (1) KR960002201Y1 (en)

Also Published As

Publication number Publication date
KR960002201Y1 (en) 1996-03-15

Similar Documents

Publication Publication Date Title
DE69422682D1 (en) Antenna circuit
DE69317350D1 (en) Comparison circuit
DE69429066D1 (en) Oscillator circuit
DE69404726D1 (en) Interface circuit
DE69410067D1 (en) Transistor circuit
DE69428570D1 (en) Transmission circuit
DE69427339D1 (en) Limiting circuit
DE69410973D1 (en) Oscillator circuit
DE69424619D1 (en) Oscillator circuit
DE69410836D1 (en) Circuit
DE69428421D1 (en) NON-RECIPROCIAL CIRCUIT ELEMENT
DE69429970D1 (en) transistor circuit
DE59305821D1 (en) CIRCUIT BREAKER
KR950012727U (en) Tuner double-tuning circuit
KR950034494U (en) Tuner improvement circuit
DE69313257D1 (en) circuit
KR950015838U (en) Tuner matching circuit
KR950010413U (en) OSD Circuit
NO955012D0 (en) Switching circuit
KR970011442U (en) Tuner circuit
KR950021732U (en) Standby circuit
KR950004956U (en) Circuit
KR940021450U (en) Blanking circuit
KR950002369U (en) Reset circuit
KR950004974U (en) Reset circuit

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 19981223

Year of fee payment: 4

LAPS Lapse due to unpaid annual fee