KR950012277B1 - If automatic control device - Google Patents
If automatic control device Download PDFInfo
- Publication number
- KR950012277B1 KR950012277B1 KR1019930015672A KR930015672A KR950012277B1 KR 950012277 B1 KR950012277 B1 KR 950012277B1 KR 1019930015672 A KR1019930015672 A KR 1019930015672A KR 930015672 A KR930015672 A KR 930015672A KR 950012277 B1 KR950012277 B1 KR 950012277B1
- Authority
- KR
- South Korea
- Prior art keywords
- signal
- point
- pcb assembly
- intermediate frequency
- board
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R23/00—Arrangements for measuring frequencies; Arrangements for analysing frequency spectra
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Control Of Multiple Motors (AREA)
- Clamps And Clips (AREA)
Abstract
Description
제1도는 본발명의 구성도.1 is a block diagram of the present invention.
제2도 및 제3도는 본발명에 따른 동작흐름도.2 and 3 are operational flow diagrams according to the present invention.
* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings
10 : 컴퓨터 10' : GPIB제어기10: Computer 10 ': GPIB Controller
20 : 모터제어기 20' : 모터20: motor controller 20 ': motor
30 : A/D변환기30: A / D Converter
40 : IF(INTERMEDIATE FREQUENCY) 클램프 보드40: IF (INTERMEDIATE FREQUENCY) Clamp Board
50 : 멀티플랙서 60 : IF신호발생기50: multiplexer 60: IF signal generator
70 : 프로그래머블파워서플라이70: Programmable Power Supply
80 : D I/O(DIGITAL INPUT/OUTPUT) 보드80: D I / O (DIGITAL INPUT / OUTPUT) Board
80' : PLC(PROGRAMMBLE LOGIC CONTROLLER)80 ': PLC (PROGRAMMBLE LOGIC CONTROLLER)
90 : PCB어셈블리 90' : 상지그90: PCB assembly 90 ': upper jig
90" : 하지그90 ": Hajig
본발명은 PCB자동조정기에 관한 것으로 특히 중간주파수(INTERMEDIATE FREQUENCY : IF) 자동조정기에서 테스트포인트(TP)점으로부터 검출된 신호를 측정시 DC레벨의 변화를 없애 정확한 값을 알아내기 위한 클램프보드를 이용한 중간주파수자동조정장치에 관한 것이다.The present invention relates to a PCB automatic regulator. Especially, when a signal detected from a test point (TP) point is measured in an intermediate frequency (INTERMEDIATE FREQUENCY: IF) automatic regulator, a clamp board is used to determine the correct value by eliminating the DC level change. It relates to an intermediate frequency automatic adjustment device.
종래에는 PCB자동조정기의 중간주파수를 조정하는데 있어 TP점에서 검출된 피측정신호는 DC성분의 잦은 변화로 인하여 A/D변환시 항상 일정하지 않은 측정치를 출력하였으므로 PCB자동조정장비와 같은 고도의 정밀측정장비에서는 조정시 큰문제로 대두되었고, 시간에 따라 신호의 세기(DC성분)가 가변되므로 측정시 정확한 값을 알아내기가 어려울 뿐만 아니라 이에 따른 조정시간도 늘어나는 등의 문제점이 발생되어 측정 및 조정밀도가 결여되어 생산성이 떨어졌던 것이다.Conventionally, the measured signal detected at the TP point in adjusting the intermediate frequency of the PCB automatic regulator always outputs an inconsistent measurement value during A / D conversion due to the frequent change of the DC component. In the equipment, it became a big problem when adjusting, and because the signal intensity (DC component) is variable with time, it is difficult to find out the exact value when measuring, and the adjustment time is increased accordingly. Lacked productivity.
본발명에서는 신호의 DC성분을 IF신호발생기의 H-SYNC신호에 동기되는 지점을 기준으로 입력신호를 일정하게 유치시키도록 클램프시켜 입력신호 DC레벨의 변화를 최소화하여 항상 일정한 신호를 공급되도록 하는데 그 목적이 있다.In the present invention, the DC component of the signal is clamped to keep the input signal constant based on the point synchronized with the H-SYNC signal of the IF signal generator to minimize the change of the input signal DC level so that the constant signal is always supplied. There is a purpose.
이를 첨부 도면에 의해 설명한다. 제어 명령을 송출하는 컴퓨터(10)를 GPIB제어기(10')를 통해 DC전압을 출력하는 프로그래머블파워서플라이(70)와 디지털신호를 입,출력하는 D I/O보드(80)와 중간주파수신호를 발생하는 IF신호발생기(60)와 TP점신호를 선택하는 멀티플렉서(50)와 중간주파수를 클램프시키는 IF신호클램프보드(40)와 아날로그신호를 디지털신호로 바꾸는 A/D변환기(30)와 모터(20')를 제어하는 모터제어기(20)에 GPIB버스로 상호연결되게 하고 상기 D I/O보드(8)를 스타트신호 및 결과치를 체크하는 PLC(80')와 상호연결하고 상기 프로그래머블파워서플라이(70) DC출력단(DC out)과 IF신호발생기(60)의 신호출력단(Signal out)을 하치구(90")를 통해 PCB어셈블리(90)에 연결하고 IF신호발생기(60)의 SYNC신호를 IF신호클램프보드(40)와 A/D변환기(30)에 입력되게 하고 PCB어셈블리(90)의 TP점을 멀티플렉서(50)를 거쳐 IF신호클램프보드(40)에 연결하고 모터제어기(20)로 상치구(90')에 부설된 모터(20')를 제어하게 하여 PCB어셈블리(90)의 TP점을 조정하게 구성한다.This will be described with reference to the accompanying drawings. The computer 10 sending control commands generates a programmable power supply 70 for outputting a DC voltage through the GPIB controller 10 ', a DI / O board 80 for inputting and outputting digital signals, and an intermediate frequency signal. IF signal generator 60, multiplexer 50 for selecting TP point signal, IF signal clamp board 40 for clamping intermediate frequency, A / D converter 30 and motor 20 for converting analog signals into digital signals. The programmable power supply 70 is interconnected by a GPIB bus to a motor controller 20 controlling the ") and interconnects the DI / O board 8 with a PLC 80 ' Connect the DC output terminal and the signal output terminal of the IF signal generator 60 to the PCB assembly 90 through the lower recess 90 "and connect the SYNC signal of the IF signal generator 60 to the IF signal clamp. The input to the board 40 and the A / D converter 30, and the TP point of the PCB assembly 90 to the multiplexer 50 It is connected to the IF signal clamp board 40 and the motor controller 20 is configured to control the motor 20 'installed in the upper teeth 90' to adjust the TP point of the PCB assembly 90.
이를 첨부 도면에 의해 본발명의 작용 및 효과를 상세히 설명한다. 각종 장치를 초기화시킨후 PCB어셈블리(90)가 정위치시에 PLC(80')로 부터 스타트신호를 체크하여 이상이 없으면 컴퓨터(10)에서 GPIB 제어기(10')를 통하여 프로그래머블파워서플라이(70)에 파워 ON명령을 송출하면 상기 프로그래머블파워서플라이(70)는 파워 ON명령에 의해 DC전압을 하지그(90")에 인가하고 컴퓨터(10)에서 GPIB제어기(10')를 거쳐 IF신호발생기(60)로 신호 ON명령을 송출하면 상기 IF신호발생기(60)는 중간주파수(IF)신호를 출력하여 하지그(90")에 공급한다.This will be described in detail the operation and effect of the present invention by the accompanying drawings. After initializing the various devices, the PCB assembly 90 checks the start signal from the PLC 80 'at the correct position and if there is no error, the programmable power supply 70 is provided through the GPIB controller 10' in the computer 10. When the power ON command is issued to the programmable power supply 70, the programmable power supply 70 applies a DC voltage to the hagig 90 " by the power ON command and passes through the GPIB controller 10 'from the computer 10 to the IF signal generator 60. When the signal ON command is sent to the IF signal generator 60, the IF signal generator 60 outputs an intermediate frequency (IF) signal and supplies the signal to the leg 90.
이때 하치구(90")에 공급된 신호에 의해 PCB어셈블리(90)의 TP점으로 부터 여러가지 신호인 PIF(PICTURE INTERMEDIATE FREQUENCY : 영상중간주파수) SIF(SOUND IF : 음성중간주파수) AFT(AUTO FINE TUNING : 자동미세조정) 트랩(TRAP) 등의 종정신호가 하치구(90")핀에 의해 추출되어 멀티플렉서(50)에 들어와서 그 중의 한신호(예 : PIF)가 선택되어 IF신호클램프보드(40)에 입력되어 클램프된다.At this time, PIF (PICTURE INTERMEDIATE FREQUENCY: Video Intermediate Frequency) SIF (SOUND IF: Audio Intermediate Frequency) AFT (AUTO FINE TUNING) : Automatic fine adjustment) A signal such as a trap (TRAP) is extracted by the lower recess 90 " pin, enters the multiplexer 50, and one of the signals (for example, PIF) is selected and the IF signal clamp board 40 is selected. It is input to and clamped.
따라서 상기 IF신호클램프보드(40)에서 클램프된 중간주파수신호는 출력단(out)으로 출력되어 A/D변환기(30)에서 아날로그신호가 디지털 신호로 변환된후 GPIB제어기(10')를 경유하여 컴퓨터(10)에 입력된다.Therefore, the intermediate frequency signal clamped by the IF signal clamp board 40 is output to the output (out), the analog signal is converted into a digital signal by the A / D converter 30 and then the computer via the GPIB controller 10 '. It is input to (10).
따라서 컴퓨터(10)에서 IF신호클램프보드(40)에 의해 DC레벨의 변동이 없는 안정된 신호를 디지털신호로 받게 되므로 더 정밀한 판단을 행하여 상기 컴퓨터(10)는 조정알고리즘에 의해 측정값을 판단하여 PCB어셈블리(90)의 TP점(조정점)을 찾을때까지 모터제어기(20)를 통해 모터(20')를 회전시켜 조정하고 조정이 완료되면 PLC(80')에 결과를 송부하고 다음 항목으로 넘어가 각종 장치를 오프(OFF)시킨다.Therefore, since the computer 10 receives a stable signal without a change in the DC level as a digital signal by the IF signal clamp board 40, the computer 10 determines the measurement value by the adjustment algorithm by making a more accurate judgment. Rotate and adjust the motor 20 'through the motor controller 20 until the TP point (adjustment point) of the assembly 90 is found, and when the adjustment is completed, send the result to the PLC 80' and proceed to the next item. Turn off various devices.
상술한 바와 같이 본발명은 PCB어셈블리 TP점의 신호세기(DC레벨)가 변동하더라도 IF신호발생기에서 출력되는 SYNC신호를 클램프시켜 항상 일정한 신호를 A/D변환기에 공급하므로 측정 및 조정정밀도를 높이고 조정 텍트타임(TACK TIME)을 줄여 제품 생산성을 향상시킬 수 있는 유익한 발명이다.As described above, the present invention clamps the SYNC signal output from the IF signal generator even though the signal strength (DC level) of the PCB assembly TP point is always supplied so that a constant signal is supplied to the A / D converter to increase the measurement and adjustment accuracy and to adjust it. It is an advantageous invention that can improve product productivity by reducing the TACK TIME.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019930015672A KR950012277B1 (en) | 1993-08-13 | 1993-08-13 | If automatic control device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019930015672A KR950012277B1 (en) | 1993-08-13 | 1993-08-13 | If automatic control device |
Publications (2)
Publication Number | Publication Date |
---|---|
KR950006466A KR950006466A (en) | 1995-03-21 |
KR950012277B1 true KR950012277B1 (en) | 1995-10-16 |
Family
ID=19361187
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019930015672A KR950012277B1 (en) | 1993-08-13 | 1993-08-13 | If automatic control device |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR950012277B1 (en) |
-
1993
- 1993-08-13 KR KR1019930015672A patent/KR950012277B1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR950006466A (en) | 1995-03-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8502523B2 (en) | Test apparatus and test method | |
JPWO2007049476A1 (en) | Test apparatus and test method | |
JPS59196679A (en) | White balance adjusting system in plural color television cameras | |
KR950012277B1 (en) | If automatic control device | |
KR101124119B1 (en) | Method for measuring an alternating current which is generated using inverters, and arrangement for carrying out the method | |
KR960009933B1 (en) | If auto control circuit using dc voltage & frequency measurement | |
KR940023003A (en) | Frequency modulation (FM) device of video signal and its automatic adjustment method | |
KR970016592A (en) | Passive Device Isolation Measurement Circuit in PC | |
KR970006383B1 (en) | Computerized control device for electronic variable resistor | |
KR960004470B1 (en) | Apparatus and method for controlling oscillation | |
KR970058398A (en) | Automatic fine adjustment circuit inspection adjusting device and method | |
KR950009875B1 (en) | Signal gain control method for pcb controller | |
KR0177220B1 (en) | Automatic adjustment device for specific level of waveform inspection regulator | |
KR0141533B1 (en) | The turbulance control system of monitor still screen | |
KR0169924B1 (en) | Optimum waveform detection method of car audio tuner | |
KR0148982B1 (en) | Video signal level control apparatus and method for eliminating noise | |
KR950010558B1 (en) | Apparatus for suppling the pif of a pcb automatic testing regulator | |
KR960002501B1 (en) | Agc apparatus of rf signal | |
US4984469A (en) | Amplitude measurement device for viscoelasticity analysis | |
KR0169923B1 (en) | Waveform inspection apparatus and its method | |
SU1183927A2 (en) | Apparatus for measuring parameters of television receiver frame scan microcircuits | |
SU1228057A1 (en) | Method and apparatus for creating standard magnetic field | |
KR950006885Y1 (en) | Gpib for tv pbc | |
KR100316944B1 (en) | Method and apparatus of measuring impedance mode | |
SU1563925A1 (en) | Method and apparatus for automatic regulation of high-frequency welding |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
G160 | Decision to publish patent application | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 19990930 Year of fee payment: 5 |
|
LAPS | Lapse due to unpaid annual fee |