KR950010308A - Analog-to-digital conversion input device using time division method - Google Patents

Analog-to-digital conversion input device using time division method Download PDF

Info

Publication number
KR950010308A
KR950010308A KR1019930020156A KR930020156A KR950010308A KR 950010308 A KR950010308 A KR 950010308A KR 1019930020156 A KR1019930020156 A KR 1019930020156A KR 930020156 A KR930020156 A KR 930020156A KR 950010308 A KR950010308 A KR 950010308A
Authority
KR
South Korea
Prior art keywords
analog
digital
time division
selection signal
division method
Prior art date
Application number
KR1019930020156A
Other languages
Korean (ko)
Other versions
KR970002072B1 (en
Inventor
유기섭
Original Assignee
배순훈
대우전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 배순훈, 대우전자 주식회사 filed Critical 배순훈
Priority to KR1019930020156A priority Critical patent/KR970002072B1/en
Publication of KR950010308A publication Critical patent/KR950010308A/en
Application granted granted Critical
Publication of KR970002072B1 publication Critical patent/KR970002072B1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/1205—Multiplexed conversion systems
    • H03M1/122—Shared using a single converter or a part thereof for multiple channels, e.g. a residue amplifier for multiple stages
    • H03M1/1225—Shared using a single converter or a part thereof for multiple channels, e.g. a residue amplifier for multiple stages using time-division multiplexing

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Analogue/Digital Conversion (AREA)

Abstract

본 발명은 시분할 방식을 이용하여 단지 1개의 아날로그/디지탈 변환기로 다수의 아날로그 신호를 변환입력할 수 있도록 된 시분할 방식을 이용한 아날로그/디지탈 변환입력 장치에 관한 것으로서, 다수의 아날로그 신로를 디지탈 데이터로 변화시켜 마이크로 프로세서로 인가되도록 된 장치에 있어서, 다수의 아날로그 신로를 선택신호(SE)에 따라 선택입력하는 멀티플렉서 수단(4)과, 상기 멀티플렉서 수단(4)으로부터 인가되는 아날로그 신호를 디지탈 데이터로 변환시키는 아날로그/디지탈 변환수단(3), 상기 아날로그/디지탈 변환수단으로부터 인가되는 디지탈 데터를 선택신호(SE)에 따라 마이크로 프로세서(1)의 소정의 입력단자로 출력하는 디멀티플렉서 수단(2) 및, 상기 멀티플렉서수단(4)과 디멀티플렉서 수단(2)으로 선택신호를 출력시켜 상호 연동되게 동작시키는 마이크로 플로세서(1)를 포함하여 구성된 것을 특징으로 한다.The present invention relates to an analog / digital conversion input device using a time division method in which a plurality of analog signals can be converted and input into only one analog / digital converter using a time division method, and a plurality of analog channels are converted into digital data. In a device adapted to be applied to a microprocessor, a multiplexer means (4) for selectively inputting a plurality of analog paths in accordance with a selection signal (SE), and converting an analog signal applied from the multiplexer means (4) into digital data A demultiplexer means (2) for outputting the analog / digital converting means (3) and the digital data applied from the analog / digital converting means to a predetermined input terminal of the microprocessor (1) in accordance with a selection signal (SE), and the multiplexer Outputting a selection signal to the means (4) and the demultiplexer means (2). It is configured to operate, including a micro-flow processor (1) to be characterized.

Description

시분할 방식을 이용한 아날로그/디지탈 변환입력 장치Analog-to-digital conversion input device using time division method

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명의 1실시예에 따른 시분할 방식을 이용한 아날로그/디지탈 변환입력 장치.1 is an analog / digital conversion input device using a time division method according to an embodiment of the present invention.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

1 : 마이크로 프로세서 2 : 멀티 플렉서1: microprocessor 2: multiplexer

3 : A/D변환기 4 : 멀티플렉서3: A / D Converter 4: Multiplexer

Claims (1)

다수의 아날로그 신호를 디지탈 데이터르 변환시켜 마이크로 프로세서로 인가되도록 된 장치에 있어서, 다수의 아날로그 신호를 선택신호(SE)에 따라 선택입력하는 멀티플렉서 수단(4)과, 상기 멀티플렉서 수단(4)으로부터 인가되는 아날로그 신호를 디지탈 데이터로 변환시키는 아날로그/디지탈 변환수단(3), 상기 아날로그/디지탈 변환수단으로부터 인가되는 디지탈 데이터를 선택신호(SE)에 따라 마이크로 프로세서(1)의 소정의 입력단자로 출력하는 디멀티플렉서 수단(2) 및, 상기 멀티플렉서 수단(4)과 디멀티플렉서 수단(2)으로 선택신호를 출력시켜 상호 연동되게 동작시키는 마이크로 프로세서(1)를 포함하여 구성된 것을 특징으로 하는 시분할 방식을 이용한 아날로그/디지탈 변환입력 장치.A device in which a plurality of analog signals are converted into digital data and applied to a microprocessor, the apparatus comprising: multiplexer means (4) for selectively inputting a plurality of analog signals according to a selection signal (SE) and applied from the multiplexer means (4) Analog / digital conversion means (3) for converting the analog signal into digital data, and outputs the digital data applied from the analog / digital conversion means to a predetermined input terminal of the microprocessor (1) according to the selection signal (SE). A demultiplexer means (2), and a microprocessor (1) for outputting a selection signal to the multiplexer means (4) and the demultiplexer means (2) for interoperation with each other. Conversion input device. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019930020156A 1993-09-28 1993-09-28 A/d convertor input device using time division type KR970002072B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930020156A KR970002072B1 (en) 1993-09-28 1993-09-28 A/d convertor input device using time division type

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930020156A KR970002072B1 (en) 1993-09-28 1993-09-28 A/d convertor input device using time division type

Publications (2)

Publication Number Publication Date
KR950010308A true KR950010308A (en) 1995-04-28
KR970002072B1 KR970002072B1 (en) 1997-02-21

Family

ID=19364938

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930020156A KR970002072B1 (en) 1993-09-28 1993-09-28 A/d convertor input device using time division type

Country Status (1)

Country Link
KR (1) KR970002072B1 (en)

Also Published As

Publication number Publication date
KR970002072B1 (en) 1997-02-21

Similar Documents

Publication Publication Date Title
KR870005279A (en) Controller
KR890011227A (en) Digital to Analog Converter
DE60104402D1 (en) OPERATING DEVICE AND ASSOCIATED METHOD FOR MODULATING THE OUTPUT SIGNAL
KR970019007A (en) FILTER CIRCUIT FOR COMMUNICATION
KR910017809A (en) Digital signal processor
KR920017373A (en) Analog digital conversion circuit
KR920007360A (en) Analog-to-digital conversion systems and methods of converting analog signals to digital signals
KR880014795A (en) Receiver
KR950010308A (en) Analog-to-digital conversion input device using time division method
KR960027364A (en) Digital Audio Signal Mixing Circuit
KR890013899A (en) Current Source Devices and Digital-to-Analog Converters
KR880004459A (en) Analog signal connection processing unit with synchronous noise cancellation
KR920009091A (en) A / D Converter
TW356596B (en) Testing control signals in A/D converters the invention relates to an integrated circuit containing an A/D converter and a test circuit
KR960020008A (en) Analog / Digital Converter
JPS57115027A (en) A/d converting function diagnosing system
KR970066813A (en) The key input circuit
DE59906325D1 (en) Device for measuring mechanical movements
KR860007619A (en) Variable time signal delay device
KR930003568A (en) Controller
KR910700469A (en) Digital distance correlator
KR920006836A (en) Micom's Key Metrics Device
KR920007355A (en) A / D conversion signal processing method
KR970056375A (en) Shared memory I / O bus arbitrator with priority conversion and continuous I / O
KR970056796A (en) Scan conversion circuit

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
LAPS Lapse due to unpaid annual fee