KR950007532A - Adaptive equalization circuit of high-definition TV - Google Patents

Adaptive equalization circuit of high-definition TV Download PDF

Info

Publication number
KR950007532A
KR950007532A KR1019930017203A KR930017203A KR950007532A KR 950007532 A KR950007532 A KR 950007532A KR 1019930017203 A KR1019930017203 A KR 1019930017203A KR 930017203 A KR930017203 A KR 930017203A KR 950007532 A KR950007532 A KR 950007532A
Authority
KR
South Korea
Prior art keywords
finite
filter
filter coefficient
complex
equalization circuit
Prior art date
Application number
KR1019930017203A
Other languages
Korean (ko)
Other versions
KR960013224B1 (en
Inventor
최영배
Original Assignee
배순훈
대우전자주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 배순훈, 대우전자주식회사 filed Critical 배순훈
Priority to KR1019930017203A priority Critical patent/KR960013224B1/en
Publication of KR950007532A publication Critical patent/KR950007532A/en
Application granted granted Critical
Publication of KR960013224B1 publication Critical patent/KR960013224B1/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N23/00Cameras or camera modules comprising electronic image sensors; Control thereof
    • H04N23/80Camera processing pipelines; Components thereof
    • H04N23/81Camera processing pipelines; Components thereof for suppressing or minimising disturbance in the image signal generation
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/44Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H04N5/50Tuning indicators; Automatic tuning control
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03HIMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00Networks using digital techniques
    • H03H2017/0072Theoretical filter design
    • H03H2017/0081Theoretical filter design of FIR filters

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Picture Signal Circuits (AREA)
  • Filters That Use Time-Delay Elements (AREA)

Abstract

본 발명의 고화질 티브이의 적응등화회로는 채널전환신호를 이용하여 복소수 유한 충격응답 필터에서 수행되는 알고리즘의 스텝 사이즈를 크게 조절하여 복수소 유한 충격응답 필터가 바로 초기수렴 단계를 수행하도록 하여 수렵속도를 제어하는 것이다. 이를 위하여 복수소 유한 충격응답 필터의 필터계수값을 계산하는 필터계수 갱신계산기내의 스텝사이즈 결정부로, 튜닝처리기로 인가되는 채널전환신호가 동시에 인가되도록 구성된다. 따라서, 본 발명에 따르면 등화알고리즘의 수렴속도를 좀더 빠르게 제어할 수 있다.The high-definition TV adaptive equalization circuit of the present invention uses a channel switching signal to greatly adjust the step size of the algorithm performed by the complex finite shock response filter so that the multiple small finite shock response filters immediately perform the initial convergence step. To control. To this end, a step size determination unit in a filter coefficient update calculator for calculating filter coefficient values of a plurality of finite impact response filters is configured to simultaneously apply a channel switching signal applied to a tuning processor. Therefore, according to the present invention, the convergence speed of the equalization algorithm can be controlled more quickly.

Description

고화질 티브이(TV)의 적응등화회로Adaptive equalization circuit of high-definition TV

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도는 평균자승에러(Mean Square Error) 곡선상에서의 필터계수의 갱신(Updata) 방향을 나타낸 특성도이다.2 is a characteristic diagram showing an update direction of a filter coefficient on a mean square error curve.

제3도는 본 발명에 따른 고화질 티브이의 적응등화회로.3 is an adaptive equalization circuit of high-definition television according to the present invention.

Claims (3)

인가되는 고주파신호에 대하여 소정의 튜닝을 수행하는 튜닝처리기(10)를 구비한 고화질 티브이의 적응등화소렴속도를 제어하기위한 적응등화회로에 있어서; 상기 튜닝처리기(10)로부터 출력되는 신호에 대해 선형위상 특성에 의하여 유한충격에 의한 응답필터링을 하기 위한 유한 충격 응답 필터(20, 21)와; 소정 탭을 가지고, 상기 유한 충격 응답 필터(20, 21)에서 출력되는 신호에 대하여 개안도가 닫혀 있을 경우에는 보상누산(CMA) 방식에 의하여 복보수 유한 충격응답 필터링을 하고, 개안도가 열릴 경우에는 직접결정 알고리즘에 의하여 복소수 유한 충격응답 필터링을 하기 위한 복소수 유한 충격응답 필터(30)와; 상기 복소수 유한 충격응답 필터(30)에서 출력되는 신호에 의하여 이미 저장되어 있던 소정의 데이터를 에러값으로 발생하기 위한 에러값 발생 메모리(40)와; 상기 유한 충격응답 필터(20, 21)에서 출력되는 신호와 상기 에러 발생메모리(40) 또는 채널전환시 외부로부터 상기 튜닝처리기(10)로 인가되는 채널전환신호를 스텝사이즈의 결정신호로 하고, 상기 결정신호에 의하여 필터 계수값을 갱신하여 상기 복수소 유한 충격응답 필터(30)로 출력하기 위한 필터계수 갱신계산기(50)와; 개안도가 열릴 때에 상기 복소수 유한 충격응답 필터(50)에서 출력되는 신호의 위상차를 보상하여 상기 튜닝처리기(10)로 출력하고 상기 에러 발생메모리(40)로 캐리어록 제어신호를 출력하기 위한 캐리어 복원기(60)로 이루어진 고화질 티브이의 적응등화회로.An adaptive equalization circuit for controlling the adaptive equalizing sterility rate of a high-definition television having a tuning processor 10 for performing a predetermined tuning on an applied high frequency signal; A finite impact response filter (20, 21) for response filtering by finite impact on the signal output from the tuning processor (10) by linear phase characteristics; If the open eye is closed with respect to the signal output from the finite shock response filters 20 and 21 with a predetermined tap, the return finite shock response filtering is performed by the compensation accumulation (CMA) method, and the open eye is opened. A complex finite shock response filter (30) for performing complex finite shock response filtering by a direct decision algorithm; An error value generating memory (40) for generating, as an error value, predetermined data already stored by a signal output from the complex finite impact response filter (30); The signal output from the finite shock response filters 20 and 21 and the channel switching signal applied to the tuning processor 10 from the outside during the channel switching or the error occurrence memory 40 are determined as step size determination signals, and A filter coefficient update calculator (50) for updating the filter coefficient value according to a determination signal and outputting the filter coefficient value to the plurality of finite impact response filters (30); Carrier recovery for compensating the phase difference of the signal output from the complex finite shock response filter 50 when the opening degree is opened, outputting to the tuning processor 10 and outputting a carrier lock control signal to the error generating memory 40. Adaptive equalization circuit of high-definition TV consisting of a group (60). 제1항에 있어서, 상기 필터계수 갱신계산기(50)는 상기 스텝사이즈를 결정하는 신호중 상기 채널전환신호를 우선순위로 함을 특징으로 하는 고화질 티브이의 적응등화회로.2. The adaptive equalization circuit of claim 1, wherein the filter coefficient update calculator (50) prioritizes the channel switching signal among the signals for determining the step size. 제1항에 있어서, 상기 필터계수 갱신계산기(50)는 상기 채널전환신호가 인가되면 상기 스텝사이즈를 최대 크기로 하는 필터계수를 상기 복소수 유한 충격응답 필터(30)로 출력하여 상기 복소수 유한 충격응답 필터(30)가 초기 수렴단계를 수행하도록 구성된 것을 특징으로 하는 고화질 티브의 적응등화회로.The complex coefficient finite impact response of claim 1, wherein the filter coefficient update calculator 50 outputs a filter coefficient for maximizing the step size to the complex finite impact response filter 30 when the channel switching signal is applied. Adaptive equalization circuit of high-definition television, characterized in that the filter 30 is configured to perform the initial convergence step. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019930017203A 1993-08-31 1993-08-31 Adaptive equalization circuit for hdtv KR960013224B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930017203A KR960013224B1 (en) 1993-08-31 1993-08-31 Adaptive equalization circuit for hdtv

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930017203A KR960013224B1 (en) 1993-08-31 1993-08-31 Adaptive equalization circuit for hdtv

Publications (2)

Publication Number Publication Date
KR950007532A true KR950007532A (en) 1995-03-21
KR960013224B1 KR960013224B1 (en) 1996-10-02

Family

ID=19362462

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930017203A KR960013224B1 (en) 1993-08-31 1993-08-31 Adaptive equalization circuit for hdtv

Country Status (1)

Country Link
KR (1) KR960013224B1 (en)

Also Published As

Publication number Publication date
KR960013224B1 (en) 1996-10-02

Similar Documents

Publication Publication Date Title
KR950016350A (en) HDTV's Channel Equalizer
US5502506A (en) Apparatus for equalizing television signals with fast convergence
US9350572B1 (en) Apparatus for clock and data recovery
US20140140385A1 (en) Equalizer and operating method thereof
US5502507A (en) Equalization apparatus with fast coefficient updating operation
Bershad et al. Comparison of RLS and LMS algorithms for tracking a chirped signal
KR950007532A (en) Adaptive equalization circuit of high-definition TV
US8567331B2 (en) Rudder roll stabilization by nonlinear dynamic compensation
CN102714639B (en) Adaptive equalization method and adaptive equalizer
KR20040045520A (en) Channel equalizing method and channel equalizer
US7953505B2 (en) Digital filter device
KR960013225B1 (en) Channel equalization circuit for high definition tv
Chen et al. CRIMNO: criterion with memory nonlinearity for blind equalization
KR970009689B1 (en) Adaptive algorithm of delayed least mean square
WO2005020204A1 (en) System for driving inertia-prone picture-reproducing devices
KR100227804B1 (en) Tap coefficient updating method of channel equalizer and its appratus using variable adaptive constant
KR100241769B1 (en) Method for updating tap coefficient of channel equalizer in hdtv
JPH05101306A (en) Magnetic reproducing device
Riera-Palou et al. Analysis of the decision delay effect on the convergence of gradient recursive decision feedback equalizers
JPH05102793A (en) Magnetic reproduction device
KR0134482B1 (en) Adaptive squalizer
EP0663765B1 (en) Channel interface apparatus for improving convergence speed of a least mean squared adaptive equalizer
KR100265058B1 (en) Method and device for equalizing bling in digital communication system
JPH03132104A (en) Equalizer
JPH0946275A (en) Adaptive waveform equalizer

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 19990930

Year of fee payment: 4

LAPS Lapse due to unpaid annual fee