KR950005492B1 - Ingaasp/inp laser diode and manufacturing method - Google Patents
Ingaasp/inp laser diode and manufacturing method Download PDFInfo
- Publication number
- KR950005492B1 KR950005492B1 KR1019910025618A KR910025618A KR950005492B1 KR 950005492 B1 KR950005492 B1 KR 950005492B1 KR 1019910025618 A KR1019910025618 A KR 1019910025618A KR 910025618 A KR910025618 A KR 910025618A KR 950005492 B1 KR950005492 B1 KR 950005492B1
- Authority
- KR
- South Korea
- Prior art keywords
- inp
- film
- ingaasp
- layer
- pattern
- Prior art date
Links
Landscapes
- Semiconductor Lasers (AREA)
- Weting (AREA)
Abstract
Description
제1a도 내지 제1e도는 종래기술에 의해 InGaAsP/InP레이저 다이오드 제조단계를 도시한 단면도.1A to 1E are cross-sectional views illustrating steps of fabricating an InGaAsP / InP laser diode according to the prior art.
제2a도 내지 제2c도는 본 발명에 의해 InGaAsP/InP레이저 다이오드 제조단계를 도시한 단면도.2A through 2C are cross-sectional views illustrating steps of fabricating an InGaAsP / InP laser diode according to the present invention.
* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings
1 : N-InP기판 2 : N-InP완충막1: N-InP substrate 2: N-InP buffer film
3 : 언도프된 InGaAsP액티브막 4 : P+-InP막3: undoped InGaAsP active film 4: P + -InP film
5 : 식각마스크 6 : P-InP막5: etching mask 6: P-InP film
7 : N+-InP 8 : P+-InP막7: N + -InP 8: P + -InP film
9 : P+-InGaAsP막 10 : P형 확산영역9: P + -InGaAsP film 10: P-type diffusion region
본 발명은 InGaAsP/InP레이저 다이오드 및 그 제조방법에 관한 것으로, 특히 전류차단층을 형성하기 전에 LPE시스템에서 멜트-백(Melt-Back) 현상을 이용하여 노출된 언도프된 InGaAsP액티브막을 제거하고 Zn도판트(Dopants)를 하부의 N-InP완충막으로 확산시켜 P형 확산영역을 형성하여 누설통로(Leakage Path)를 줄이므로서 저전류에서 동작이 가능하고 효율을 향상시켜 초고속 발광소자로 광대역 광통신망에 사용되는 InGaAsP/InP레이저 다이오드 및 그 제조방법에 관한 것이다.The present invention relates to an InGaAsP / InP laser diode and a method of manufacturing the same, in particular, before forming a current blocking layer, Zn removes an undoped InGaAsP active layer by using a melt-back phenomenon in an LPE system and Zn. Dopants are diffused into the lower N-InP buffer layer to form a P-type diffusion region, reducing leakage paths, enabling operation at low currents, and improving efficiency to provide broadband optical An InGaAsP / InP laser diode used in a communication network and a method of manufacturing the same.
종래의 DH(Double Heterojunction) InGaAsP/InP레이저 다이오드 제조공정은 제1a도 내지 제1e도를 참조하여 설명하기로 한다.A conventional DH (Double Heterojunction) InGaAsP / InP laser diode manufacturing process will be described with reference to FIGS. 1A to 1E.
제1a도는 N-InP기판(1)에 N-InP완충막(Buffer layer(2), 언도프된 InGaAsP액티브막(3), P+-InP막(4)을 적층한 상태의 단면도로서, LPE(Liquid Phase Epitaxy), MOCVD, MBE(Molecular Beam Epitaxy) 방법등으로 상기 구조를 적층할 수 있다.FIG. 1A is a cross-sectional view of a N-InP buffer film (Buffer layer 2, an undoped InGaAsP active film 3, and a P + -InP film 4) laminated on an N-InP substrate 1. FIG. The structure can be laminated by a method such as (Liquid Phase Epitaxy), MOCVD, or Molecular Beam Epitaxy (MBE).
제1b도는 액티브 영역을 형성하기 위한 식각마스크(5) 예를들어 산화막 패턴을 상기 P+-InP막(4) 상부에 형성한 상태의 단면도이다.FIG. 1B is a cross-sectional view of an etching mask 5 for forming an active region, for example, an oxide layer pattern formed on the P + -InP layer 4.
제1c도는 노출된 P+-InP막(4) 및 언도프된 InGaAsP액티브막(3)을 식각하여 P+-InP막(4A) 및 InGaAsP액티브막 패턴(3A)을 형성한 상태의 단면도이다.FIG. 1C is a cross-sectional view of a P + -InP film 4A and an InGaAsP active film pattern 3A formed by etching the exposed P + -InP film 4 and the undoped InGaAsP active film 3.
제1d도는 LPE방법으로 노출된 상기 N-InP완충막(2) 상부에 전류차단층으로 얇은 두께의 P-InP막(6) 및 N+-InP(7)을 각각 설정시킨 상태의 단면도로서, P-InP(6)은 언도프된 InGaAsP액티브막(3)의 두께 만큼 성장시키고, N+-InP(7)은 P+-InP막 패턴(4A) 상부면까지 성장한 것이다.1D is a cross-sectional view of a state in which a thin P-InP film 6 and N + -InP 7 are respectively set as a current blocking layer on the N-InP buffer film 2 exposed by the LPE method. P-InP 6 is grown by the thickness of the undoped InGaAsP active film 3, and N + -InP 7 is grown to the upper surface of the P + -InP film pattern 4A.
제1e도는 상기의 식각마스크(5)를 HF 또는 BOE용액에서 제거한 다음, LPE방법으로 N+-InP(7)과 P+-InP막 패턴(4A) 상부에 P+-InP막(8)과 P+-InGaAsP막(9)을 성장시킨 상태의 단면도이다.1e the second etching mask (5) of the turn to the next, LPE method removed from the HF or BOE solution + -InP N (7) and P + -InP layer pattern (4A) to the upper P + -InP film 8 and It is sectional drawing of the state in which the P + -InGaAsP film 9 was grown.
상기의 DH InGaAsP/InP레이저 다이오드의 동작을 설명하기로 한다. 상기 N-InP기판(1)에 마이너스 전극을 인가하고, 상기 P+-InGaAsP막(9)에 플러스 전극을 인가하여 전원을 공급하면, 상기 P+-InGaAsP막(9)에서 정공이 상부의 P+-InP막(8) 및 P+-InP막 패턴(4A)을 통하여 언도프된 InGaAsP액티브막 패턴(3A)으로 전달되고, N-InP기판(1)에서 전자가 N-InP완충막(2)을 통하여 언도프된 InGaAsP액티브막 패턴(3A)으로 전달되는데 상기 전달된 정공 및 전자가 언도프된 InGaAsP액티브막 패턴(3A)에서 재결합(Recombination)하면서 빛을 방출하게 된다.The operation of the DH InGaAsP / InP laser diode will be described. When a negative electrode is applied to the N-InP substrate 1 and a positive electrode is applied to the P + -InGaAsP film 9 to supply power, holes in the P + -InGaAsP film 9 are formed at the upper portion of P. + -InP layer 8 and the P + -InP layer is transmitted to the undoped InGaAsP active layer pattern (3A) via the pattern (4A), N-InP substrate 1, the N-e-InP buffer layer (2 in Is transferred to the undoped InGaAsP active layer pattern 3A, and the emitted holes and electrons emit light while being recombined in the undoped InGaAsP active layer pattern 3A.
그러나, 상기한 종래기술은 언도프된 InGaAsP액티브막을 케미칼을 이용하여 식각하고 세척하여 액티브막 패턴을 형성하는 공정에서 예를들어 150Å정도로 얇은 언도프된 InGaAsP액티브막을 정확하게 식각하는 것이 어렵고, 하부의 N-InP완충막의 표면과 액티브막 패턴의 측벽이 오염되는 문제와 노출된 N-InP완충막 상부에 전류차단층으로 얇은 두께의 P-InP막 및 N+-InP막을 성장시킬 때 액티브막 패턴 측벽이 덮혀지도록 P-InP막을 정확하게 성장시키기가 어렵고, 양호한 PN접합면을 얻기가 어려운 문제점이 있다.However, in the above-described conventional technique, it is difficult to accurately etch an undoped InGaAsP active film that is as thin as 150 micrometers, for example, in the process of etching and washing the undoped InGaAsP active film using a chemical to form an active film pattern. -The surface of the InP buffer layer and the sidewalls of the active layer pattern are contaminated and the active layer pattern sidewalls are formed when a thin P-InP layer and an N + -InP layer are grown as a current blocking layer on the exposed N-InP buffer layer. It is difficult to accurately grow the P-InP film so as to be covered, and it is difficult to obtain a good PN junction surface.
따라서, 본 발명의 목적은 상기한 종래기술의 문제점을 해결하기 위하여 상기 언도프된 InGaAsP액티브막을 케미칼을 이용하여 식각하지 않고, LPE시스템에서 멜트-백 현상을 이용하여 노출된 언도프된 InGaAsP액티브막을 제거하고 Zn도판트를 하부의 N-InP완충막으로 확산도핑시키어 P형 확산영역을 형성하고, Zn도판트 양을 조절하여 PN접합면의 깊이 조절을 가능하게 하는 InGaAsP/InP레이저 다이오드 및 그 제조방법을 제공하는데 있다.Accordingly, an object of the present invention is to etch the undoped InGaAsP active film exposed using a melt-back phenomenon in an LPE system without etching the undoped InGaAsP active film using a chemical in order to solve the above problems of the prior art. InGaAsP / InP laser diode and its fabrication which can remove the Zn dopant with N-InP buffer film at the bottom to form P-type diffusion region, and control the depth of PN junction by controlling the amount of Zn dopant To provide a method.
본 발명에 의하면 N-InP기판 상부에 N-InP완충막, 언도프된 InGaAsP액티브막, P+-InP막을 적층시킨다음, P+-InP막 상부에 식각마스크를 형성하고,노출된 P+-InP막을 식각하여 P+-InP막 패턴을 형성하는 단계와, LPE시스템에서 멜트-백 현상을 유발시켜 노출되는 언도프된 InGaAsP액티브막을 제거하여 액티브막 패턴을 형성하는 동시에 소오스 물질에 Zn도판트를 예정된 양만큼 첨가시켜서 N-InP완충막에 Zn도판트가 확산된 P형 확산영역을 형성하는 단계와, 연속적인 공정으로 P형 확산영역 상부에 전류차단층으로 N+-InP막을 성장시키고, 상부의 식각마스크를 제거하는 단계와, 상기 P+-InP막 패턴 및 전류차단층용 N+-InP막 상부에 P+-InP막 및 P+-InGaAsP막을 순차적으로 성장시키는 단계로 이루어지는 것을 특징으로 한다.According to the present invention, an N-InP buffer film, an undoped InGaAsP active film, and a P + -InP film are stacked on an N-InP substrate, and an etch mask is formed on the P + -InP film, and an exposed P + - Etching the InP film to form a P + -InP film pattern, and removing the undoped InGaAsP active film exposed by causing a melt-back phenomenon in the LPE system to form an active film pattern while simultaneously forming a Zn dopant on the source material Adding a predetermined amount to form a P-type diffusion region in which the Zn dopant is diffused in the N-InP buffer film, and growing a N + -InP film as a current blocking layer on the P-type diffusion region in a continuous process, and Removing the etch mask and sequentially growing the P + -InP film and the P + -InGaAsP film on the P + -InP film pattern and the N + -InP film for the current blocking layer.
이하, 첨부된 도면을 참조하여 상세히 설명하면 다음과 같다.Hereinafter, with reference to the accompanying drawings in detail as follows.
제2a도 내지 제2c도는 본 발명에 의해 InGaAsP/InP레이저 다이오드를 제조하는 단계를 도시한 단면도이다.2A to 2C are cross-sectional views showing steps of manufacturing an InGaAsP / InP laser diode according to the present invention.
제2a도는 종래기술의 제1a도 내지 제1c도의 단계를 함축시켜서 도시한 것으로, N-InP기판(1) 상부에 N-InP완충막(2), 언도프된 InGaAsP액티브막(3), P+-InP(4), 식각마스크(5)를 공지의 기술로 적층하고, 케미칼(Chemical)을 이용하여 P+-InP(4)을 식각하여 P+-InP막 패턴(4A)을 형성하고 세척 건조한 상태의 단면도이다.FIG. 2A illustrates the steps of FIGS. 1A to 1C of the prior art, in which an N-InP buffer film 2, an undoped InGaAsP active film 3, and P are disposed on an N-InP substrate 1; + -InP (4), etching mask (5) is laminated by a known technique, P + -InP (4) is etched using a chemical (chemical) to form a P + -InP film pattern (4A) and washed It is a section of a dry state.
제2b도는 LPE시스템에서 멜트-백 현상을 유발시켜 노출되는 언도프된 InGaAsP액티브막(3)을 제거하여 언도프된 InGaAsP액티브막 패턴(3A)을 형성하는 동시에 LPE의 소오스 물질에 Zn도판트를 예정된 양만큼 첨가시켜서 노출되는 N-InP완충막(2)에 Zn도판트가 확산된 P형 확산영역(10)을 형성한 상태의 단면도이다. 상기의 멜트-백 현상을 유발시키는 방법은 LPE시스템의 예정된 보우트에 소오스 물질(예를들어 InP)를 넣고 높은 온도(예를들어 약 700°C)에서 용융시키고 N-InP기판을 상기 예정된 보우트가 있는 곳에 이동시켜서 상기 보우트의 온도를 평형상태(상기 용융된 소오스 물질과 언도프된 InGaAsP액티브막 사이에 불순물이 이동하지 않는 상태)의 온도(예를들어 640°C)보다 조금 높은 낮은 포화상태(undersaturation)의 온도(예를들어 642°C)로 만들어 주는 것으로, 이로인하여 언도프된 InGaAsP액티브막의 불순물이 용융된 소오스 물질로 이동하게 되어 노출된 언도프된 InGaAdP액티브막이 제거된다.FIG. 2b illustrates the removal of the undoped InGaAsP active film pattern 3A by causing the melt-back phenomenon in the LPE system to form an undoped InGaAsP active film pattern 3A, while simultaneously applying a Zn dopant to the source material of the LPE. It is sectional drawing of the state in which the P type diffused area | region 10 in which Zn dopant was spread | diffused was formed in the N-InP buffer film 2 exposed by adding predetermined amount. The method of causing the melt-back phenomenon is to put a source material (e.g., InP) in a predetermined boat of an LPE system, melt at a high temperature (e.g., about 700 ° C), and the N-InP substrate is The saturation state slightly lower than the temperature of the boat (e.g., 640 ° C) at an equilibrium state (no impurities move between the molten source material and the undoped InGaAsP active film). undersaturation) (for example, 642 ° C.), thereby causing impurities in the undoped InGaAsP active film to migrate to the molten source material, thereby removing the exposed undoped InGaAdP active film.
여기서 주지할 점은 첨가되는 Zn도판트와 소오스 물질의 양에 따라 N-InP완충막에 형성되는 P형 확산영역의 깊이를 조절할 수 있으므로 양호한 PN접합을 얻을 수 있다.Note that the depth of the P-type diffusion region formed in the N-InP buffer film can be adjusted according to the amount of Zn dopant and the source material to be added, thereby obtaining a good PN junction.
제2c도는 상기 LPE시스템에서 연속적인 공정으로 언도프된 InGaAsP액티브막 패턴(4A) 측면의 N-InP완충막(3) 상부에 전류차단층으로 N+-InP막(7)을 성장시키고, 상부의 식각마스크(5)를 HF 또는 BOE용액에서 제거한후, 다시 LPE시스템에서 P+-InP막(8), P+-InGaAsP막(9)을 순차적으로 성장시킨 상태의 단면도이다.FIG. 2C shows an N + -InP film 7 grown as a current blocking layer on top of the N-InP buffer film 3 on the side of the InGaAsP active film pattern 4A undoped in a continuous process in the LPE system. After the etching mask 5 is removed from the HF or BOE solution, the P + -InP film 8 and the P + -InGaAsP film 9 are sequentially grown in the LPE system.
상기한 바와같이 본 발명은 멜트-백 현상을 이용하여 언도프된 InGaAsP액티브막의 노출된 부분을 제거하는 동시에 Zn도판트를 소오스 물질에 첨가시켜서 N-InP완충막에 P형 확산영역을 형성하므로 그로인하여 PN접합의 깊이를 조절할 수 있고 양호한 PN접합을 형성할 수 있다.As described above, the present invention removes the exposed portion of the undoped InGaAsP active film using a melt-back phenomenon and simultaneously adds a Zn dopant to the source material to form a P-type diffusion region in the N-InP buffer film. Thus, the depth of the PN junction can be adjusted and a good PN junction can be formed.
또한, LPE시스템에서 언도프된 InGaAsP액티브막 패턴을 형성한다음 연속적으로 전류차단층용 N+-InP막을 성장시키므로서 N-InP완충막이 오염되는 것을 방지하여 저전류에서 동작이 가능한 DH레이저 다이오드 제작이 가능하다.In addition, by forming an undoped InGaAsP active film pattern in the LPE system, by continuously growing the N + -InP film for the current blocking layer, it is possible to prevent the contamination of the N-InP buffer film, thereby making DH laser diodes operable at low current. It is possible.
Claims (3)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019910025618A KR950005492B1 (en) | 1991-12-31 | 1991-12-31 | Ingaasp/inp laser diode and manufacturing method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019910025618A KR950005492B1 (en) | 1991-12-31 | 1991-12-31 | Ingaasp/inp laser diode and manufacturing method |
Publications (1)
Publication Number | Publication Date |
---|---|
KR950005492B1 true KR950005492B1 (en) | 1995-05-24 |
Family
ID=19327101
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019910025618A KR950005492B1 (en) | 1991-12-31 | 1991-12-31 | Ingaasp/inp laser diode and manufacturing method |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR950005492B1 (en) |
-
1991
- 1991-12-31 KR KR1019910025618A patent/KR950005492B1/en not_active IP Right Cessation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4468850A (en) | GaInAsP/InP Double-heterostructure lasers | |
US4935936A (en) | Semiconductor structure with flared mesa burying layers | |
KR960014732B1 (en) | Rwg type semiconductor laser diode and manufacture thereof | |
JP2686764B2 (en) | Method for manufacturing optical semiconductor device | |
US3961996A (en) | Process of producing semiconductor laser device | |
KR910008439B1 (en) | Laser diode manufacture method | |
US5665612A (en) | Method for fabricating a planar buried heterostructure laser diode | |
KR950005492B1 (en) | Ingaasp/inp laser diode and manufacturing method | |
KR920000079B1 (en) | Semiconductor laser apparatus and manufacture method | |
US4728625A (en) | Method of fabricating buried crescent semiconductor laser device by removing a surface portion of substrate around a groove therein | |
US5440147A (en) | Optoelectric device having a very low stray capacitance and its production process | |
US4989050A (en) | Self aligned, substrate emitting LED | |
JP3421140B2 (en) | Method of manufacturing semiconductor laser device and semiconductor laser device | |
US4750184A (en) | Semiconductor laser device of refractive index guide type | |
KR100320172B1 (en) | Semiconductor laser diode and its manufacturing method | |
JPS6248919B2 (en) | ||
JPH0685390A (en) | Fabrication of semiconductor laser | |
KR950006987B1 (en) | Semiconductor laser diode manufacturing method | |
KR950002207B1 (en) | Semiconductor laser diode | |
JP2555984B2 (en) | Semiconductor laser and manufacturing method thereof | |
KR920000358B1 (en) | Laser diode manufacture method of high confidence burried type | |
JPH05235481A (en) | Semiconductor light emitting device | |
KR100366041B1 (en) | Semiconductor laser diode and manufacturing method thereof | |
KR100239498B1 (en) | Method for manufacturing semiconductor laser diode | |
JPH05327119A (en) | Manufacture of multi-wavelength integrated semiconductor laser |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20040326 Year of fee payment: 10 |
|
LAPS | Lapse due to unpaid annual fee |