KR950005088U - Speed modulation circuit - Google Patents

Speed modulation circuit

Info

Publication number
KR950005088U
KR950005088U KR2019930013993U KR930013993U KR950005088U KR 950005088 U KR950005088 U KR 950005088U KR 2019930013993 U KR2019930013993 U KR 2019930013993U KR 930013993 U KR930013993 U KR 930013993U KR 950005088 U KR950005088 U KR 950005088U
Authority
KR
South Korea
Prior art keywords
modulation circuit
speed modulation
speed
circuit
modulation
Prior art date
Application number
KR2019930013993U
Other languages
Korean (ko)
Other versions
KR0137200Y1 (en
Inventor
강경선
Original Assignee
삼성전자주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자주식회사 filed Critical 삼성전자주식회사
Priority to KR2019930013993U priority Critical patent/KR0137200Y1/en
Publication of KR950005088U publication Critical patent/KR950005088U/en
Application granted granted Critical
Publication of KR0137200Y1 publication Critical patent/KR0137200Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/14—Picture signal circuitry for video frequency region
    • H04N5/142—Edging; Contouring
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/26—Push-pull amplifiers; Phase-splitters therefor
    • H03F3/265—Push-pull amplifiers; Phase-splitters therefor with field-effect transistors only
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H04N5/57—Control of contrast or brightness
KR2019930013993U 1993-07-23 1993-07-23 Speed modulation circuit of television KR0137200Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019930013993U KR0137200Y1 (en) 1993-07-23 1993-07-23 Speed modulation circuit of television

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019930013993U KR0137200Y1 (en) 1993-07-23 1993-07-23 Speed modulation circuit of television

Publications (2)

Publication Number Publication Date
KR950005088U true KR950005088U (en) 1995-02-18
KR0137200Y1 KR0137200Y1 (en) 1999-05-01

Family

ID=19359880

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019930013993U KR0137200Y1 (en) 1993-07-23 1993-07-23 Speed modulation circuit of television

Country Status (1)

Country Link
KR (1) KR0137200Y1 (en)

Also Published As

Publication number Publication date
KR0137200Y1 (en) 1999-05-01

Similar Documents

Publication Publication Date Title
DE69505966D1 (en) CONTROLLED COMMUTING CIRCUIT
DE69434615D1 (en) power circuit
DE69233017D1 (en) Quadrature modulation circuit
DE69329486T2 (en) Driver circuit
DE69404726D1 (en) Interface circuit
DE69428570T2 (en) transmission circuit
DE69427339D1 (en) Limiting circuit
DE69306330D1 (en) MODULATOR CIRCUIT
DE69132642T2 (en) Driver circuit
DE69410836D1 (en) Circuit
DE59409611D1 (en) Driver circuit
AT399955B (en) CONTROL CIRCUIT
DE59305867D1 (en) Tristate-capable driver circuit
KR950701160A (en) Combined circuit
NO980726D0 (en) Electro-optical circuit
BR9405908A (en) Carrier form
KR950005088U (en) Speed modulation circuit
DE9314399U1 (en) Signal-controlled circuit arrangement
DE59307800D1 (en) Converter circuit
DE69403661T2 (en) OPTIMIZATION CIRCUIT
DE69313257D1 (en) circuit
KR960009493U (en) Speed Modulation (VM) Mute Circuit
KR950015852U (en) Negative OR circuit
DE9309825U1 (en) Circuit arrangement
KR950012734U (en) Division circuit

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20051028

Year of fee payment: 8

LAPS Lapse due to unpaid annual fee