KR950004982A - Voice Surround Automatic Switching Circuit - Google Patents

Voice Surround Automatic Switching Circuit Download PDF

Info

Publication number
KR950004982A
KR950004982A KR1019930013631A KR930013631A KR950004982A KR 950004982 A KR950004982 A KR 950004982A KR 1019930013631 A KR1019930013631 A KR 1019930013631A KR 930013631 A KR930013631 A KR 930013631A KR 950004982 A KR950004982 A KR 950004982A
Authority
KR
South Korea
Prior art keywords
surround
signal
voice
exclusive
audio
Prior art date
Application number
KR1019930013631A
Other languages
Korean (ko)
Other versions
KR970000599B1 (en
Inventor
김현홍
Original Assignee
배순훈
대우전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 배순훈, 대우전자 주식회사 filed Critical 배순훈
Priority to KR1019930013631A priority Critical patent/KR970000599B1/en
Publication of KR950004982A publication Critical patent/KR950004982A/en
Application granted granted Critical
Publication of KR970000599B1 publication Critical patent/KR970000599B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H04N5/60—Receiver circuitry for the reception of television signals according to analogue transmission standards for the sound signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Stereophonic System (AREA)
  • Television Receiver Circuits (AREA)

Abstract

본 발명은 음성서라운드 자동절환회로에 관한 것으로, 방송국으로부터 송신되는 제2음성반송파신호에 실린 스테레오신호 및 음성다중신호와 수동음성서라운드ON/OFF제어신호를 출력하는 마이컴부(1)와, 이 마이컴부(1)에서 출력되는 스테레오신호 및 음성다중신호를 배타적 오어처리하여 수동음성서라운드차단신호를 출력하는 배타적 오어게이트(EX-OR), 상기 마이컴부(1)로부터의 수동음성서라운드ON/OFF제어출력신호에 의해 구동되는 NPN트랜지스터(Q1,Q2)와 상기 배타적 오어게이트(EX-OR)의 음성서라운드선택신호에 의해 구동되어 수동서라운드모드출력신호를 차단하는 NPN트랜지스터(Q3,Q4)를 구비한 서라운드모드제어부(2)와, 상기 마이컴부(1)의 스테레오 및 음성다중신호의 상태에 따라 음성서라운드모드를 절환출력하는 음성서라운드모드절환IC(3)로 구성된다.The present invention relates to a voice surround automatic switching circuit, comprising: a microcomputer (1) for outputting a stereo signal carried in a second voice carrier signal transmitted from a broadcasting station, a voice multiple signal, and a passive voice surround ON / OFF control signal; Exclusive OR gate (EX-OR) for outputting passive voice surround cut signal by exclusive OR processing the stereo signal and the multiple sound signal output from the unit (1), and passive voice surround ON / OFF control from the microcomputer unit (1) NPN transistors Q1 and Q2 driven by an output signal, and NPN transistors Q3 and Q4 driven by an audio surround selection signal of the exclusive or gate EX-OR to block a manual surround mode output signal. A surround mode control unit 2 and an audio surround mode switching IC 3 for switching the audio surround mode in accordance with the state of the stereo and audio multiple signals of the microcomputer unit 1 are output. It is.

Description

음성서라운드 자동절환회로Voice Surround Automatic Switching Circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명에 따른 음성서라운드 자동절환회로를 나타낸 회로도, 제2도는 제1도에 도시된 음성서라운드 자동절환회로의 논리표이다.FIG. 1 is a circuit diagram showing a voice surround automatic switching circuit according to the present invention, and FIG. 2 is a logic table of the voice surround automatic switching circuit shown in FIG.

Claims (2)

방송국으로부터 전송되는 제2음성반송파신호에 실린 스테레오신호 및 음성다중신호와 수동음성서라운드모드키의 온/오프조작을 제어하는 마이컴부(1)와, 상기 마이컴부(1)에서 출력되는 스테레오신호와 음성다중신호를 입력하여 배타적 오어처리를 하는 배타적 오어게이트(EX-OR)와, 상기 마이컴부(1)로부터의 스테레오신호 및, 음성다중신호가 하이레벨인 상태에서 상기 배타적 오어게이트(EX-OR)의 하이레벨신호를 인가받아 상기 마아컴부(1)에 의한 수동음성서라운드모드를 차단하는 서라운드모드제어부(2) 및, 상기 서라운드모드제어부(2)의 제어하에 음성서라운드를 스위칭출력하는 서라운드모드절IC(3)로 구성된 것을 특징으로 하는 음성서라운드 자동절환회로.A stereo signal output from the second voice carrier signal transmitted from a broadcasting station, a microcomputer unit 1 for controlling on / off operation of the passive voice surround mode key, and a stereo signal output from the microcomputer unit 1; Exclusive OR gate (EX-OR) which inputs an audio multiple signal and performs exclusive OR processing, and the exclusive OR gate (EX-OR) in a state where the stereo signal from the microcomputer unit 1 and the audio multiple signal are at a high level. Surround mode controller 2 for interrupting the passive voice surround mode by the marker unit 1 and a surround mode switch for outputting audio surround under the control of the surround mode controller 2 An audio surround automatic switching circuit comprising an IC (3). 제1항에 있어서, 상기 서라운드모드제어부(2)는 상기 마이컴부(1)로부터의 수동음성서라운드 ON/OFF제어출력신호에 의해구동되는 트랜지스터(Q1,Q2)와 상기 배타적 오어게이트(EX-OR)의 음성서라운드선택신호에 의해 구동되어 수동서라운드모드출력신호를 차단하는 트랜지스터(Q3,Q4)를 갖추어 구성된 것을 특징으로 하는 음성서라운드 자동절환회로.The method of claim 1, wherein the surround mode control unit (2) is a transistor (Q1, Q2) driven by a passive voice surround ON / OFF control output signal from the microcomputer (1) and the exclusive or gate (EX-OR) And a transistor (Q3, Q4) which is driven by a voice surround selection signal of a) to block the manual surround mode output signal. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019930013631A 1993-07-20 1993-07-20 Sound surround automatic converting circuit KR970000599B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930013631A KR970000599B1 (en) 1993-07-20 1993-07-20 Sound surround automatic converting circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930013631A KR970000599B1 (en) 1993-07-20 1993-07-20 Sound surround automatic converting circuit

Publications (2)

Publication Number Publication Date
KR950004982A true KR950004982A (en) 1995-02-18
KR970000599B1 KR970000599B1 (en) 1997-01-14

Family

ID=19359568

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930013631A KR970000599B1 (en) 1993-07-20 1993-07-20 Sound surround automatic converting circuit

Country Status (1)

Country Link
KR (1) KR970000599B1 (en)

Also Published As

Publication number Publication date
KR970000599B1 (en) 1997-01-14

Similar Documents

Publication Publication Date Title
KR910021020A (en) Programmable Delay Circuit
KR930003555A (en) Programmable Output Drive Circuitry
WO2002095531A3 (en) Circuit having a controllable slew rate
KR910017787A (en) Cross fader for audio signal editing
KR960015911A (en) Integrated circuit
KR950004982A (en) Voice Surround Automatic Switching Circuit
KR910017767A (en) Single Terminal MOS-ECL Output Buffer
KR920020511A (en) Output buffer circuit
JPS56111307A (en) Amplifying device
KR930015498A (en) Transmission device and transmission system
KR960030550A (en) Driver circuit < RTI ID = 0.0 >
EP0616224A3 (en) Semiconductor device and burn-in method thereof.
KR0114759Y1 (en) Apparatus for preventing pop noise in sound machine
KR950010581A (en) Audio output circuit of external audio device using TV speaker
KR980012456A (en) Power supply voltage supply method of semiconductor integrated circuit capable of minimizing standby current
KR970002527A (en) Constant voltage control system
KR20010001596U (en) Pop noise removal apparatus
KR900004798Y1 (en) Multi signal switching circuits
KR100313502B1 (en) Exclusive or gate
KR960011905A (en) Circuit break prevention circuit during fast forward (FF) / rewind (REW) of car audio
KR0132535Y1 (en) Function changing muting circuit of audio machinery
JPH0360213A (en) High frequency signal switching system 2
KR970009264A (en) TV broadcasting receiver using telephone
JPH0722931A (en) Output buffer circuit
KR960028358A (en) Power Saving Method and Circuit in Compact Disc Player Integrated Television Receiver

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20080103

Year of fee payment: 12

LAPS Lapse due to unpaid annual fee