KR950003995A - Data transmission / reception method using pulse signal count method - Google Patents
Data transmission / reception method using pulse signal count method Download PDFInfo
- Publication number
- KR950003995A KR950003995A KR1019930014668A KR930014668A KR950003995A KR 950003995 A KR950003995 A KR 950003995A KR 1019930014668 A KR1019930014668 A KR 1019930014668A KR 930014668 A KR930014668 A KR 930014668A KR 950003995 A KR950003995 A KR 950003995A
- Authority
- KR
- South Korea
- Prior art keywords
- data
- pulse
- recognizing
- input
- pulse signal
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Dc Digital Transmission (AREA)
- Information Transfer Systems (AREA)
Abstract
이 발명은 펄스 신호 카운트 방식을 이용한 데이타 송. 수신 방법에 관한 것으로 로서 리더펄스와 펄스신호의 갯수로 정보 데이타의 내용이 구분되는 데이타 펄스 및 블랭크 영역의 시리얼 데이타 포맷으로 펄스 신호를 원-라인으로 수신하여 리더 펄스를 인식하고 데이타 펄스 수를 카운트하여 정보 데이타의 내용을 인식하는 방법으로 데이타를 송수신함으로서 종래의 스트로보신호나 클럭 신호용 데이타 라인을 줄일수가 있어서 각 소자의 핀-포트를 절감하여 칩사이즈를 감소시키는 효과와, 고주파의 클럭신호에 의한 노이즈원도 재거하여 동작에러방지와 성능의 향상 시킬수 있어, 하이스피드를 요구되지 않고 정보량이 적은 시리얼 데이타를 송수신하는 경우에 사용하면 더욱 효과적이다.The present invention is a data song using the pulse signal count method. Receiving method, which receives the pulse signal in one-line in the serial data format of data pulse and blank area where the contents of information data are divided by the number of reader pulses and pulse signals, and recognizes the leader pulse and counts the number of data pulses. By transmitting and receiving data in a manner of recognizing the contents of the information data, it is possible to reduce the data line for the conventional strobe signal or clock signal, thereby reducing the pin-port of each device to reduce the chip size and the high frequency clock signal. The noise source can also be removed to prevent operation errors and improve performance. Therefore, it is more effective when high speed is not required and it is used to send and receive serial data with a small amount of information.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제2도는 이 발명에 따른 펄스신호 카운트 방식을 이용하여 원-라인으로 시리얼 데이타 를 송·수신 방법을 나타낸 구성도, 제3도의 (가)는 이 발명에 따른 원-라인 시리얼 데이타 포멧을 나타낸 도면 (나)는 이 발명에 따른 원-라인 시리얼 데이타 포멧에서 데이타 구성을 나타낸 도면, 제4도는 이 발명에 따른 펄스 신호 카운트 방식을 이용한 시리얼 데이타 수신용 플로우차트.2 is a block diagram showing a method of transmitting and receiving serial data in one line using a pulse signal counting method according to the present invention, and FIG. 3A shows a one-line serial data format according to the present invention. (B) shows a data structure in the one-line serial data format according to the present invention, Figure 4 is a flowchart for receiving serial data using the pulse signal count method according to the present invention.
Claims (2)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019930014668A KR0138347B1 (en) | 1993-07-30 | 1993-07-30 | Data transmitting and receiving method using pulse signal count |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019930014668A KR0138347B1 (en) | 1993-07-30 | 1993-07-30 | Data transmitting and receiving method using pulse signal count |
Publications (2)
Publication Number | Publication Date |
---|---|
KR950003995A true KR950003995A (en) | 1995-02-17 |
KR0138347B1 KR0138347B1 (en) | 1998-06-15 |
Family
ID=19360424
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019930014668A KR0138347B1 (en) | 1993-07-30 | 1993-07-30 | Data transmitting and receiving method using pulse signal count |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR0138347B1 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7127631B2 (en) | 2002-03-28 | 2006-10-24 | Advanced Analogic Technologies, Inc. | Single wire serial interface utilizing count of encoded clock pulses with reset |
-
1993
- 1993-07-30 KR KR1019930014668A patent/KR0138347B1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR0138347B1 (en) | 1998-06-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
FR2501396B1 (en) | ACCESS CONTROL SYSTEM, PARTICULARLY FOR PASSING TOLL POINTS | |
KR910013799A (en) | Data transmission method | |
EP0257776A3 (en) | Application specific integrated circuit for cooperation with microprocessor equipment | |
US4242664A (en) | Remote control arrangement | |
KR950003995A (en) | Data transmission / reception method using pulse signal count method | |
US5515389A (en) | Timing signal extracting circuit suitable for CMI signals | |
FR2478912B1 (en) | BUFFER MEMORY, ESPECIALLY FOR AN ELECTRONIC COUNTER-MEASUREMENT DEVICE | |
US5627693A (en) | Address mark detection system for a magnetic disk drive | |
WO2002099443A3 (en) | Device for measuring frequency | |
SU1176360A1 (en) | Device for transmission and reception of information | |
SU556426A2 (en) | Multichannel device for interfacing an electronic computer with telegraph channels | |
KR910008554A (en) | Contactless IC card read / write method using pulse position modulation | |
SU663123A1 (en) | Discrete information receiver | |
SU1336205A1 (en) | Adaptive digital filter | |
SU877582A1 (en) | Device for photoelectric reading of data | |
JPS56156981A (en) | Bubble memory device | |
SU911567A1 (en) | Photoelectric reading-out device | |
SU680916A1 (en) | Device for automatically changing line format | |
SU1193700A1 (en) | Device for reading information | |
SU1672429A1 (en) | Timer | |
KR960018904A (en) | Write Enable Signal Buffer Circuit | |
KR920000069A (en) | Memory IC with Parallel and Serial Output Conversion | |
KR960024854A (en) | Write / Read Signal Arbitration Circuit for FIFO Level Counting | |
KR910015158A (en) | Simulation method and simulator of parallel automatic transmitter | |
KR950002465A (en) | Code Detection Circuit in Digital Signal Transmission System |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20050128 Year of fee payment: 8 |
|
LAPS | Lapse due to unpaid annual fee |