KR950001444A - Excavator Control Processor Communication Support - Google Patents

Excavator Control Processor Communication Support Download PDF

Info

Publication number
KR950001444A
KR950001444A KR1019930012196A KR930012196A KR950001444A KR 950001444 A KR950001444 A KR 950001444A KR 1019930012196 A KR1019930012196 A KR 1019930012196A KR 930012196 A KR930012196 A KR 930012196A KR 950001444 A KR950001444 A KR 950001444A
Authority
KR
South Korea
Prior art keywords
bus
memory
processor
interfaces
excavator
Prior art date
Application number
KR1019930012196A
Other languages
Korean (ko)
Inventor
장철
Original Assignee
경주현
삼성중공업 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 경주현, 삼성중공업 주식회사 filed Critical 경주현
Priority to KR1019930012196A priority Critical patent/KR950001444A/en
Publication of KR950001444A publication Critical patent/KR950001444A/en

Links

Landscapes

  • Selective Calling Equipment (AREA)

Abstract

본 발명은 건설 중장비중 가장 많이 사용되는 굴삭기의 보드내 프로세서(1)와 병렬 버스(5)와의 메모리(4) 사용 중재를 이용한 전자제어장치에 관한 것으로 데이타를 저장하기 위한 메모리(4)와 보드내 프로세서(1)로부터 버스제어신호에 응답하여 복수의 인터페이스에서 메모리(4) 사용을 요청할 경우 중재하는 버스 중재기(2)와 버스 중재기(2)의 중재 결정에 의해서 보드내 프로세서(1)와 메모리(4)를 연결시키고 병렬버스(5)와 메모리(4)를 연결시켜 주는 버스 교환기(4)로 구성되어 여러 관절을 동시에 제어할 수 있으므로 조작법이 간단하게 되어 굴삭기를 최대한 활용할 수 있다.The present invention relates to an electronic control device using mediation of the memory (4) between the onboard processor (1) and the parallel bus (5) of an excavator which is most used among construction heavy equipment. In-board processor (1) by arbitration decision of the bus arbiter (2) and the bus arbiter (2) that arbitrate when requesting the use of memory (4) in a plurality of interfaces in response to a bus control signal from my processor (1) And a bus exchanger (4) connecting the memory (4) and connecting the parallel bus (5) and the memory (4) can control multiple joints at the same time, so the operation is simple and can make full use of the excavator.

Description

굴삭기 제어 프로세서간 통신 지원장치Excavator Control Processor Communication Support

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제3도는 병렬버스상에서의 메모리 공유 회로 구조를 나타낸 블럭도, 제4도는 80196계열 구성예를 나타낸 회로도.3 is a block diagram showing a memory sharing circuit structure on a parallel bus, and FIG. 4 is a circuit diagram showing an 80196 series configuration.

Claims (1)

건설 중장비의 각 관절에 설치되는 복수의 센서와, 각각 연결되어 데이타 인터페이싱을 수행하는 복수의 외부 프로세서(복수의 인터페이스)(6)와, 상기 건설중장비의 작동을 제어하기위한 보드내 프로세서(1)를 포함하는 제어시스템에 있어서, 데이타를 저장하기위한 메모리(4)와, 상기 복수의 인터페이스와 각각 연결되어 복수의 프로세서 모듈과의 데이타를 주고 받기위한 병렬버스(5)와, 보드내 프로세서(1)로부터 버스제어신호에 응답하여 상기 복수의 인터페이스(6)의 메모리(4)사용 요구 신호를 중재하는 버스 중재기(2)와, 상기 버스 중재기(2)의 중재결정에 따라 상기 보드내 프로세서(1)와 메모리(4)를 연결시키거나 상기 병렬버스(5)와 상기 메모리(4)를 연결시켜주는 버스 교환기(3)로 구성되는 굴삭기 제어 프로세서간 통신 지원장치.A plurality of sensors installed at each joint of the heavy construction equipment, a plurality of external processors (multiple interfaces) 6 connected to each other to perform data interfacing, and an onboard processor 1 for controlling the operation of the heavy construction equipment A control system comprising: a memory (4) for storing data, a parallel bus (5) connected to each of the plurality of interfaces, for transmitting and receiving data with a plurality of processor modules, and an on-board processor (1). A bus arbiter 2 for arbitrating a request signal for using the memory 4 of the plurality of interfaces 6 in response to a bus control signal, and an on-board processor in accordance with an arbitration decision of the bus arbiter 2. An apparatus for supporting communication between excavator control processors comprising a bus exchanger (3) for connecting (1) and the memory (4) or connecting the parallel bus (5) and the memory (4). ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019930012196A 1993-06-30 1993-06-30 Excavator Control Processor Communication Support KR950001444A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930012196A KR950001444A (en) 1993-06-30 1993-06-30 Excavator Control Processor Communication Support

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930012196A KR950001444A (en) 1993-06-30 1993-06-30 Excavator Control Processor Communication Support

Publications (1)

Publication Number Publication Date
KR950001444A true KR950001444A (en) 1995-01-03

Family

ID=67142771

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930012196A KR950001444A (en) 1993-06-30 1993-06-30 Excavator Control Processor Communication Support

Country Status (1)

Country Link
KR (1) KR950001444A (en)

Similar Documents

Publication Publication Date Title
US6247100B1 (en) Method and system for transmitting address commands in a multiprocessor system
KR850000718A (en) Multi Processor System
KR950033893A (en) Data processing systems
KR970029121A (en) Memory Data Path Control System in Parallel Processing Computer System
KR840006532A (en) Improved Multiprocessor Multisystem Communication Network
KR950033892A (en) Data processing systems
AU1305199A (en) System and method for providing speculative arbitration for transferring data
US4417303A (en) Multi-processor data communication bus structure
KR880014760A (en) Communication processor
EP0780774A1 (en) Logical address bus architecture for multiple processor systems
KR950033878A (en) Bus system
KR920020316A (en) Quadrature Bus Protocol for Performing Transactions in Computer Systems
KR930002958A (en) Memory sharing device for interprocessor communication
KR960029991A (en) Bus arbitration method and device
KR890000980A (en) Bus Adapter Units for Digital Data Processing Systems
KR950001444A (en) Excavator Control Processor Communication Support
KR940018763A (en) A method and apparatus for improving data transfer efficiency of multiple processors from memory in a data processing device.
Downing et al. The FASTBUS segment interconnect
KR950004022A (en) Distributed Processing Integrated Management System
KR940000976A (en) Booting Method and Device of Multiprocessor System
JPS56143072A (en) Hung up release and processing system in multiprocessor processing system
JP3240679B2 (en) Reset method of multi CPU system
KR840000126A (en) Data transmission apparatus in multi-processor system
KR920003849B1 (en) Lsm of multiprocessor system
JP3415474B2 (en) Bus bridge arbitration method

Legal Events

Date Code Title Description
WITN Withdrawal due to no request for examination