KR940027307A - Low noise block control pulse circuit - Google Patents

Low noise block control pulse circuit Download PDF

Info

Publication number
KR940027307A
KR940027307A KR1019930008394A KR930008394A KR940027307A KR 940027307 A KR940027307 A KR 940027307A KR 1019930008394 A KR1019930008394 A KR 1019930008394A KR 930008394 A KR930008394 A KR 930008394A KR 940027307 A KR940027307 A KR 940027307A
Authority
KR
South Korea
Prior art keywords
noise block
clock signal
low noise
low
control pulse
Prior art date
Application number
KR1019930008394A
Other languages
Korean (ko)
Other versions
KR100193537B1 (en
Inventor
이형태
Original Assignee
윤종용
삼성전기 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 윤종용, 삼성전기 주식회사 filed Critical 윤종용
Priority to KR1019930008394A priority Critical patent/KR100193537B1/en
Publication of KR940027307A publication Critical patent/KR940027307A/en
Application granted granted Critical
Publication of KR100193537B1 publication Critical patent/KR100193537B1/en

Links

Abstract

이 고안은 저잡음 블럭의 컨트롤 펄스회로에 관한 것으로서, 클럭신호를 출력하는 발진기와, 마이크로 컴퓨터로부터 제공되는 제어신호로 스위칭되어 클럭신호의 출력을 제어하는 제 1 스위칭수단과, 제어된 클럭신호에 의하여 스위칭되어 저잡음 블럭으로 인가되는 전압에 클럭신호를 인가하는 제 2 스위칭수단으로 구성되어 클럭신호가 인가된 전압이 콘트롤 펄스로써 저잡음 블럭에 제공되어 위성으로부터 제공되는 위성 신호를 효과적으로 수신할 수 있는 효과가 있다. 이것은 저잡음 블럭을 컨트롤하기 위하여 이용이 가능하다.The present invention relates to a control pulse circuit of a low noise block, comprising: an oscillator for outputting a clock signal, first switching means for controlling the output of the clock signal by switching to a control signal provided from a microcomputer, and a controlled clock signal. It is composed of a second switching means for switching the clock signal to the voltage applied to the low-noise block, the voltage applied to the clock signal is provided to the low-noise block as a control pulse to effectively receive the satellite signal from the satellite have. This is available to control low noise blocks.

Description

저잡음 블럭의 컨트롤 펄스회로Low noise block control pulse circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제 1 도는 이 발명에 따른 저잡음 블럭의 컨트롤 펄스회로의 일실시예를 나타내는 회로도. 제 2 도는 제 1 도에 도시된 일실시예의 동작에 따른 출력 파형도.1 is a circuit diagram showing one embodiment of a control pulse circuit of a low noise block according to the present invention. 2 is an output waveform diagram according to the operation of the embodiment shown in FIG.

Claims (1)

마이크로 컴퓨터로부터 제공되는 제어신호에 의하여 스위칭되어 출력되는 클럭신호로써 입력전압이 로우 또는 하이로 저잡음 블럭에 출력되는 저잡음 블럭의 컨트롤 펄스회로에 있어서, 클럭신호를 출력하는 발진기와, 트랜지스터가 구성되어 마이크로 컴퓨터로부터 제공되는 제어신호에 의하여 상기 발진기의 클럭신호의 출력을 스위칭하는 제 1 스위칭수단과, 콜렉터의 에미터와 콜렉터 사이에 순방향으로 다이오드가 연결된 트랜지스터가 구성되어 상기 제 1 스위칭수단의 온 시에 출력되는 클럭신호에 의하여 저잡음 블럭으로 로우 또는 하이로 전압이 인가되는 제 1 스위칭수단으로 구성된 저잡음 블럭의 컨트롤 펄스회로.A control signal circuit of a low noise block in which an input voltage is output to a low noise block with a low or high input voltage as a clock signal switched and output by a control signal provided from a microcomputer, comprising: an oscillator for outputting a clock signal and a transistor; First switching means for switching the output of the clock signal of the oscillator by a control signal provided from a computer, and a transistor in which a diode is connected in the forward direction between the emitter and the collector of the collector and configured to turn on the first switching means. A control pulse circuit of a low noise block comprising first switching means for applying a low or high voltage to a low noise block by an output clock signal. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019930008394A 1993-05-17 1993-05-17 Low noise block control pulse circuit KR100193537B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930008394A KR100193537B1 (en) 1993-05-17 1993-05-17 Low noise block control pulse circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930008394A KR100193537B1 (en) 1993-05-17 1993-05-17 Low noise block control pulse circuit

Publications (2)

Publication Number Publication Date
KR940027307A true KR940027307A (en) 1994-12-10
KR100193537B1 KR100193537B1 (en) 1999-06-15

Family

ID=67137439

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930008394A KR100193537B1 (en) 1993-05-17 1993-05-17 Low noise block control pulse circuit

Country Status (1)

Country Link
KR (1) KR100193537B1 (en)

Also Published As

Publication number Publication date
KR100193537B1 (en) 1999-06-15

Similar Documents

Publication Publication Date Title
US6646469B2 (en) High voltage level shifter via capacitors
KR970002838A (en) Level shifter circuit
KR960036312A (en) Shift register
KR930003556A (en) Progressive Turn-On CMOS Driver
KR920022192A (en) Driving method of display device
KR930018726A (en) Semiconductor integrated circuit device
KR920015364A (en) Output buffer circuit
KR940010532A (en) Interface circuit
KR960009401A (en) Comparator circuit
KR920020511A (en) Output buffer circuit
KR940027307A (en) Low noise block control pulse circuit
KR980005000A (en) Semiconductor memory device
KR910021035A (en) Output circuit
KR890011195A (en) Amplification circuit
KR910008842A (en) Speed control circuit of level converter
KR950022114A (en) Precharge Voltage Generation Circuit
JPH0372713A (en) Mosfet driving circuit
KR910002117A (en) Semiconductor integrated circuit device
KR940027337A (en) Satellite receiver selection circuit
KR960025773A (en) Column Address Strobe Signal Latch-Up Prevention Circuit
KR890009070A (en) amplifier
KR930020851A (en) Output circuit
KR970019042A (en) Current switching circuit
KR930010673A (en) Level Detector Control Circuit for Vpp Generator
KR960027330A (en) Trigger Circuits for Power MOSFETs

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20040129

Year of fee payment: 6

LAPS Lapse due to unpaid annual fee