KR940025166A - One Pulse Generator - Google Patents

One Pulse Generator Download PDF

Info

Publication number
KR940025166A
KR940025166A KR1019930006017A KR930006017A KR940025166A KR 940025166 A KR940025166 A KR 940025166A KR 1019930006017 A KR1019930006017 A KR 1019930006017A KR 930006017 A KR930006017 A KR 930006017A KR 940025166 A KR940025166 A KR 940025166A
Authority
KR
South Korea
Prior art keywords
pulse generator
signal
pulse
outputting
signal output
Prior art date
Application number
KR1019930006017A
Other languages
Korean (ko)
Inventor
김정세
Original Assignee
김광호
삼성저자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성저자 주식회사 filed Critical 김광호
Priority to KR1019930006017A priority Critical patent/KR940025166A/en
Publication of KR940025166A publication Critical patent/KR940025166A/en

Links

Abstract

원펄스 발생기에 관한 것으로, 원펄스 발생기의 외부에서 인가된 입력신호가 플립플롭을 사용하여 구현하므로 필요로 하는 소정 주기의 펄스신호로 출력하는 원펄스 발생기에 관한 것이다.The present invention relates to a one-pulse generator. The present invention relates to a one-pulse generator for outputting a pulse signal of a predetermined period, since an input signal applied from the outside of the one-pulse generator is implemented using a flip-flop.

상기 원펄스 발생기는 인가되는 입력신호가 열악한 외부 환경 조건과, 잡음이 섞인 입력신호에서도 안정된 소정 펄스신호를 출력한다.The one-pulse generator outputs a predetermined pulse signal that is stable even in an external environmental condition in which an input signal applied is poor and an input signal in which noise is mixed.

상기와 같은 회로의 구형으로 부품의 신뢰성을 확보하고, 성능을 개선할 수 있다.The spherical shape of the circuit as described above can ensure the reliability of the parts and improve the performance.

Description

원펄스 발생기One Pulse Generator

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제 2도는 본 발명에 따른 원펄스 발생기, 제 3도는 제 2도의 파형도.2 is a one-pulse generator according to the present invention, 3 is a waveform diagram of FIG.

Claims (4)

인가되는 펄스신호를 소정 주기의 펄스신호로 출력하는 원펄스 발생기에 있어서, 제 1상태를 갖는 펄스신호의입력에 의해 토글되는 출력신호를 발생하는 파형 발생 수단과, 상기 파형 발생 수단으로부터 출력되는 신호를 소정 시간을 지연하고, 파형정형 출력하는 지연 수단과, 상기 파형 발생 수단에서 출력되는 신호와 상기 지연 수단에서 출력되는 신호를 비교하여 상기 두 신호의 위상차에 대한 듀레이션을 가지는 위상 비교수단으로 구성함을 특징으로 하는 원펄스 발생기.A one-pulse generator for outputting an applied pulse signal as a pulse signal of a predetermined period, comprising: waveform generating means for generating an output signal toggled by input of a pulse signal having a first state, and a signal output from the waveform generating means Delay phase for delaying a predetermined time and outputting waveform shaping; and phase comparing means having a duration of the phase difference between the two signals by comparing the signal output from the waveform generating means with the signal output from the delay means. One pulse generator, characterized in that. 제 1항에 있어서, 상기 파형 발생 수단은 JK 입력단을 전원(Vcc)에 접속하고 인가되는 신호(Vi)가 제 1상태를 가질때마다 토글된 신호를 출력하는 JD 플립플롭으로 구성함을 특징으로 하는 원펄스 발생기.The method of claim 1, wherein the waveform generating means comprises a JD flip-flop which connects a JK input terminal to a power supply Vcc and outputs a toggled signal whenever the applied signal Vi has a first state. One pulse generator. 제 2항에 있어서, 상기 지연 수단은 상기 JK 플립플롭에서 출력되는 토글된 신호를 소정 지연하여 출력하는 RC 적분기와, 상기 RC 적분기에서 출력되는 상기 지연 신호를 파형 정형하여 출력하는 파형 정형 수단으로 구성함을 특징으로 하는 원펄스 발생기.3. The apparatus of claim 2, wherein the delay means comprises an RC integrator for delaying and outputting a toggle signal output from the JK flip-flop, and a waveform shaping means for waveform shaping and outputting the delay signal output from the RC integrator. One-pulse generator characterized in that. 제 2항 또는 제 3항에 있어서, 상기 위상 비교수단은 배타적 논리합 게이트임을 특징으로 하는 원펄스 발생기.4. The one-pulse generator according to claim 2 or 3, wherein the phase comparing means is an exclusive OR gate. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019930006017A 1993-04-10 1993-04-10 One Pulse Generator KR940025166A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930006017A KR940025166A (en) 1993-04-10 1993-04-10 One Pulse Generator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930006017A KR940025166A (en) 1993-04-10 1993-04-10 One Pulse Generator

Publications (1)

Publication Number Publication Date
KR940025166A true KR940025166A (en) 1994-11-19

Family

ID=67137231

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930006017A KR940025166A (en) 1993-04-10 1993-04-10 One Pulse Generator

Country Status (1)

Country Link
KR (1) KR940025166A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR19980014472A (en) * 1996-08-12 1998-05-25 김광호 Clock multiplication circuit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR19980014472A (en) * 1996-08-12 1998-05-25 김광호 Clock multiplication circuit

Similar Documents

Publication Publication Date Title
JPS6470991A (en) Address change detection circuit
KR910008964A (en) Frequency division circuits where the division ratio can be changed
KR880000880A (en) Comparator
KR890010922A (en) Semiconductor Integrated Circuits with DC Test
KR920020433A (en) Microcontroller unit
KR940010532A (en) Interface circuit
KR940025166A (en) One Pulse Generator
KR910007266A (en) Clock and Control Signal Generation Circuit
TW362173B (en) Meta-hardened flip-flop
KR970701397A (en) IC CARD CONTROL CIRCUIT AND IC CARD CONTROL SYSTEM
KR0141711B1 (en) Raising / lowing edge detection device
KR900702709A (en) Voice signal demodulation circuit
KR930020250A (en) Clock inverter
KR950016272A (en) Clock synchronization circuit
KR920013915A (en) Stable Power-On Reset Circuit
KR960036334A (en) Variable delay circuit
KR940015831A (en) Refresh conversion logic circuit of notebook fish DRAM
KR960019990A (en) Low Noise High Speed Output Buffer
KR940010507A (en) Burst Gate Pulse Generator Circuit
KR900013723A (en) All-parallel A / D converter circuit with variable device parameters (W / L) of MOST
KR930022363A (en) Data output buffer using level conversion circuit
KR950015997A (en) Address input buffer circuit
KR920017354A (en) Pulse generator with edge detection
KR920013941A (en) Operation control signal generator of decoder
KR940017171A (en) Noise pulse elimination circuit

Legal Events

Date Code Title Description
WITN Withdrawal due to no request for examination