KR940025166A - One Pulse Generator - Google Patents
One Pulse Generator Download PDFInfo
- Publication number
- KR940025166A KR940025166A KR1019930006017A KR930006017A KR940025166A KR 940025166 A KR940025166 A KR 940025166A KR 1019930006017 A KR1019930006017 A KR 1019930006017A KR 930006017 A KR930006017 A KR 930006017A KR 940025166 A KR940025166 A KR 940025166A
- Authority
- KR
- South Korea
- Prior art keywords
- pulse generator
- signal
- pulse
- outputting
- signal output
- Prior art date
Links
Abstract
원펄스 발생기에 관한 것으로, 원펄스 발생기의 외부에서 인가된 입력신호가 플립플롭을 사용하여 구현하므로 필요로 하는 소정 주기의 펄스신호로 출력하는 원펄스 발생기에 관한 것이다.The present invention relates to a one-pulse generator. The present invention relates to a one-pulse generator for outputting a pulse signal of a predetermined period, since an input signal applied from the outside of the one-pulse generator is implemented using a flip-flop.
상기 원펄스 발생기는 인가되는 입력신호가 열악한 외부 환경 조건과, 잡음이 섞인 입력신호에서도 안정된 소정 펄스신호를 출력한다.The one-pulse generator outputs a predetermined pulse signal that is stable even in an external environmental condition in which an input signal applied is poor and an input signal in which noise is mixed.
상기와 같은 회로의 구형으로 부품의 신뢰성을 확보하고, 성능을 개선할 수 있다.The spherical shape of the circuit as described above can ensure the reliability of the parts and improve the performance.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제 2도는 본 발명에 따른 원펄스 발생기, 제 3도는 제 2도의 파형도.2 is a one-pulse generator according to the present invention, 3 is a waveform diagram of FIG.
Claims (4)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019930006017A KR940025166A (en) | 1993-04-10 | 1993-04-10 | One Pulse Generator |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019930006017A KR940025166A (en) | 1993-04-10 | 1993-04-10 | One Pulse Generator |
Publications (1)
Publication Number | Publication Date |
---|---|
KR940025166A true KR940025166A (en) | 1994-11-19 |
Family
ID=67137231
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019930006017A KR940025166A (en) | 1993-04-10 | 1993-04-10 | One Pulse Generator |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR940025166A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR19980014472A (en) * | 1996-08-12 | 1998-05-25 | 김광호 | Clock multiplication circuit |
-
1993
- 1993-04-10 KR KR1019930006017A patent/KR940025166A/en not_active Application Discontinuation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR19980014472A (en) * | 1996-08-12 | 1998-05-25 | 김광호 | Clock multiplication circuit |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6470991A (en) | Address change detection circuit | |
KR910008964A (en) | Frequency division circuits where the division ratio can be changed | |
KR880000880A (en) | Comparator | |
KR890010922A (en) | Semiconductor Integrated Circuits with DC Test | |
KR920020433A (en) | Microcontroller unit | |
KR940010532A (en) | Interface circuit | |
KR940025166A (en) | One Pulse Generator | |
KR910007266A (en) | Clock and Control Signal Generation Circuit | |
TW362173B (en) | Meta-hardened flip-flop | |
KR970701397A (en) | IC CARD CONTROL CIRCUIT AND IC CARD CONTROL SYSTEM | |
KR0141711B1 (en) | Raising / lowing edge detection device | |
KR900702709A (en) | Voice signal demodulation circuit | |
KR930020250A (en) | Clock inverter | |
KR950016272A (en) | Clock synchronization circuit | |
KR920013915A (en) | Stable Power-On Reset Circuit | |
KR960036334A (en) | Variable delay circuit | |
KR940015831A (en) | Refresh conversion logic circuit of notebook fish DRAM | |
KR960019990A (en) | Low Noise High Speed Output Buffer | |
KR940010507A (en) | Burst Gate Pulse Generator Circuit | |
KR900013723A (en) | All-parallel A / D converter circuit with variable device parameters (W / L) of MOST | |
KR930022363A (en) | Data output buffer using level conversion circuit | |
KR950015997A (en) | Address input buffer circuit | |
KR920017354A (en) | Pulse generator with edge detection | |
KR920013941A (en) | Operation control signal generator of decoder | |
KR940017171A (en) | Noise pulse elimination circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WITN | Withdrawal due to no request for examination |