KR940017268A - High speed PC highway circuit of digital key phones - Google Patents

High speed PC highway circuit of digital key phones Download PDF

Info

Publication number
KR940017268A
KR940017268A KR1019920026816A KR920026816A KR940017268A KR 940017268 A KR940017268 A KR 940017268A KR 1019920026816 A KR1019920026816 A KR 1019920026816A KR 920026816 A KR920026816 A KR 920026816A KR 940017268 A KR940017268 A KR 940017268A
Authority
KR
South Korea
Prior art keywords
signal
receiving
output
high speed
control unit
Prior art date
Application number
KR1019920026816A
Other languages
Korean (ko)
Other versions
KR950007503B1 (en
Inventor
임제상
Original Assignee
백중영
금성통신 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 백중영, 금성통신 주식회사 filed Critical 백중영
Priority to KR1019920026816A priority Critical patent/KR950007503B1/en
Publication of KR940017268A publication Critical patent/KR940017268A/en
Application granted granted Critical
Publication of KR950007503B1 publication Critical patent/KR950007503B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04M—TELEPHONIC COMMUNICATION
    • H04M3/00—Automatic or semi-automatic exchanges
    • H04M3/18—Automatic or semi-automatic exchanges with means for reducing interference or noise; with means for reducing effects due to line faults with means for protecting lines
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04M—TELEPHONIC COMMUNICATION
    • H04M2201/00—Electronic components, circuits, software, systems or apparatus used in telephone systems
    • H04M2201/10—Logic circuits
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04M—TELEPHONIC COMMUNICATION
    • H04M2201/00—Electronic components, circuits, software, systems or apparatus used in telephone systems
    • H04M2201/30—PCM
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/334—Key telephone system

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Telephonic Communication Services (AREA)

Abstract

본 발명은 리세트신호와 동작 제어신호를 발생하기 위한 시스템 제어부(10)와, 상기 시스템 제어부(10)의 동작 제어 신호와 리세트신호를 인가받아 선택적으로 출력신호를 발생하는 신호 전송부(1,2,…,n) 및 상기 신호 전송부(1,2,…,n)의 출력신호를 인가받는 터미네이션 저항(20)를 포함하는 것을 특징으로 하는 디지탈 키폰의 고속용 피씨엠 하이웨이 회로를 제공하여 상기에 기술한 것과 같이 신호의 변화에 대한 지연시간이 작기 때문에 고속용 하이웨이 이용이 가능하며, 댐핑 저항 및 터미네이션 저항의 사용으로 신호의 왜곡과 방사잡음을 최소화하는 효과가 있다.The present invention provides a system control unit 10 for generating a reset signal and an operation control signal, and a signal transmission unit 1 for selectively generating an output signal by receiving an operation control signal and a reset signal of the system control unit 10. 2,..., N, and a termination resistor 20 for receiving the output signal of the signal transmitters 1, 2,..., N. As described above, the high-speed highway can be used because the delay time for the change of the signal is small, and the damping and termination resistors can be used to minimize the distortion and radiation noise of the signal.

Description

디지탈 키폰의 고속용 피씨엠 하이웨이 회로High speed PC highway circuit of digital key phones

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명에 따른 디지탈 키폰의 고속용 피씨엠 하이웨이 회로의 구성도.1 is a block diagram of a high speed PC highway circuit of the digital key phone according to the present invention.

Claims (3)

리세트 신호와 동작 제어신호를 발생하기 위한 시스템 제어부(10)와; 상기 시스템 제어부(10)의 동작제어 신호와 리세트신호를 인가받아 선택적으로 출력신호를 발생하는 신호 전송부(1,2,…,n); 및 상기 신호 전송부(1,2,…,n)의 출력신호를 인가받는 터미네이션 저항(20)를 포함하는 것을 특징으로 하는 디지탈 키폰의 고속용 피씨엠 하이웨이 회로.A system controller (10) for generating a reset signal and an operation control signal; A signal transmission unit (1, 2, ..., n) receiving an operation control signal and a reset signal of the system control unit (10) and selectively generating an output signal; And a termination resistor (20) receiving the output signal of the signal transmission unit (1, 2, ..., n). 제1항에 있어서, 상기 신호 전송부(1,2,…,n)는 상기 시스템제어부(10)의 제어신호를 인가받는 신호교환회로(100,200,300)와; 소정의 시간간격으로 신호를 발생키는 타임슬롯(110,210,310)과; 상기 타임슬롯(110,210,310)의 출력신호를 인가받는 OR게이트(OR1,2,n)와; 상기 OR게이트(OR1,2,n)의 출력신호와 상기 시스템제어부(10)의 리세트신호를 인가받는 NAND게이트(NAND1,2,n)와, 상기 NAND게이트(NAND1,2,n)의 출력신호를 온/오프 제어신호로 하여 상기 신호교환회로(100,200,300)의 출력신호를 인가받는 쓰리 스테이트 버퍼(B1,2,n) 및 상기 쓰리 스테이트 버퍼(B1,2,n)의 출력신호를 인가받는 댐핑 저항(R1,2,n)으로 이루어지는 것을 특징으로 하는 디지탈 키폰의 고속용 피씨엠 하이웨이 회로.The signal transmitting unit (100, 200, 300) of claim 1, wherein the signal transmitting unit (1, 2, ..., n) comprises: a signal exchange circuit (100, 200, 300) for receiving a control signal from the system control unit (10); Timeslots (110,210,310) for generating signals at predetermined time intervals; OR gates (OR1, 2, n) receiving the output signals of the timeslots (110, 210, 310); NAND gates (NAND1, 2, n) receiving the output signal of the OR gates (OR1, 2, n) and the reset signal of the system control unit 10, and the output of the NAND gates (NAND1, 2, n) Receiving the output signal of the three state buffer (B1, 2, n) and the three state buffer (B1, 2, n) receiving the output signal of the signal exchange circuit (100, 200, 300) by using the signal as an on / off control signal A high speed PC highway circuit for a digital key phone, characterized in that it comprises damping resistors (R1, 2, n). 제1항 또는 제2항에 있어서, 상기 댐핑 저항(R1,2,n)과 상기 터미네이션 저항(20)은 쓰리 스테이트 버퍼를 사용함에 따라 발생할수 있는 신호의 오버 슈트와 언더 슈트(under shoot)를 조정하여 임피던스 매칭이 되도록하여 최소화하기 위한 것을 특징으로 하는 디지탈 키폰의 고속용 피씨엠 하이웨이 회로.3. The damping resistor (R1, 2, n) and the termination resistor (20) according to claim 1 or 2 are used for overshooting and undershoot of a signal that can be generated by using a three state buffer. A high speed PC highway circuit of a digital keyphone, characterized in that for adjusting to minimize impedance matching. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019920026816A 1992-12-30 1992-12-30 High speed p.c.m. highway circuit KR950007503B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019920026816A KR950007503B1 (en) 1992-12-30 1992-12-30 High speed p.c.m. highway circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019920026816A KR950007503B1 (en) 1992-12-30 1992-12-30 High speed p.c.m. highway circuit

Publications (2)

Publication Number Publication Date
KR940017268A true KR940017268A (en) 1994-07-26
KR950007503B1 KR950007503B1 (en) 1995-07-11

Family

ID=19347947

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920026816A KR950007503B1 (en) 1992-12-30 1992-12-30 High speed p.c.m. highway circuit

Country Status (1)

Country Link
KR (1) KR950007503B1 (en)

Also Published As

Publication number Publication date
KR950007503B1 (en) 1995-07-11

Similar Documents

Publication Publication Date Title
CA2026309A1 (en) Optical equalization receiver for lightwave communication systems
ES2103320T3 (en) OPTICAL SIGNAL TRANSDUCER WITH EXTENDED DYNAMIC MARGIN.
CA2061388A1 (en) Loudspeaker telephone device comprising a novel noise suppressing circuit
US4081620A (en) Sidetone control circuit for a telephone set
FR2407607A1 (en) AUTOMATIC GAIN CONTROL DEVICE OF A B.L.U. AND RECEIVER B.L.U. INCLUDING SUCH A DEVICE
ATE283596T1 (en) LINE DRIVER WITH LINEAR TRANSITIONS
KR940017268A (en) High speed PC highway circuit of digital key phones
DE68925514D1 (en) Line interface
SE9303338D0 (en) A signal receiving and a signal transmitting device
CA2072393A1 (en) Variable delay device
EP0642251A3 (en) Method for the automatic switching of the speech direction and circuit arrangement for implementing the method
EP0379640A3 (en) Transmission system for a radio transceiver
DE3063586D1 (en) Adjustable attenuator for a digital telecommunication exchange, especially a telephone exchange
JPS5742241A (en) Echo erasion type two-wire bidirectional amplifier
EP0398039A3 (en) An attenuator circuit
FR2391599A1 (en) Digital control delta modulation data signal transmission system - has regulating circuit with non-linear characteristic connected to output of pulse series analyser
FR2426297A1 (en) MOUNTING FOR THE REPRESENTATION IN ITALICS OF CHARACTERS ON SCREENS OF DATA VIEWING EQUIPMENT
JPS56128037A (en) Two-way amplifier of two-wire system
KR960003497A (en) Mixer with attenuator
KR930011498A (en) Voice communication system for LAN communication
KR930018932A (en) How to handle fax signals
KR940025227A (en) Communication circuit using bus line
JPS5465415A (en) Time matching circuit
KR910021086A (en) Transmission network simulation circuit of voice quality evaluation system
JPS5679513A (en) Amplitude equalizer

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
N231 Notification of change of applicant
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20070629

Year of fee payment: 13

LAPS Lapse due to unpaid annual fee