KR940012942A - Digital Signal Strength Display Circuit and Method - Google Patents
Digital Signal Strength Display Circuit and Method Download PDFInfo
- Publication number
- KR940012942A KR940012942A KR1019920022215A KR920022215A KR940012942A KR 940012942 A KR940012942 A KR 940012942A KR 1019920022215 A KR1019920022215 A KR 1019920022215A KR 920022215 A KR920022215 A KR 920022215A KR 940012942 A KR940012942 A KR 940012942A
- Authority
- KR
- South Korea
- Prior art keywords
- signal
- data
- received
- digital
- receiving
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Monitoring And Testing Of Transmission In General (AREA)
- Circuits Of Receivers In General (AREA)
Abstract
본 발명은 데이타 수신장치에서 수신되는 데이타를 복원한 후 복원된 데이타의 에러율을 검출하여 수신 신호의 강도로 표시한다. 이를 위하여 먼저 수신되는 변조신호를 복조한 후, 복조신호를 디지탈 형태의 펄스 신호로 파형정형한다. 그리고 이러한 펄스신호의 위상을 고정시켜 동기신호를 검출하고, 상기 동기신호를 기준으로 데이타를 복원한다. 그러면 복원 데이타로부터 특정 데이타의 상태를 분석하며, 분석된 데이타의 에러를 검출하여 에러율에 대응하는 수신강도신호로 변환 출력한다. 이로인해 주변 간섭의 영향에 의한 신호 강도의 오류를 디지탈신호의 강도신호로 표시한다.The present invention detects the error rate of the restored data after restoring the data received by the data receiving apparatus and displays the received signal strength. To this end, first, the demodulated signal is demodulated, and then the demodulated signal is waveform-shaped into a digital pulse signal. The phase of the pulse signal is fixed to detect a synchronization signal, and data is restored based on the synchronization signal. Then, the state of the specific data is analyzed from the restored data, and the error of the analyzed data is detected and converted into a received intensity signal corresponding to the error rate. As a result, an error in signal strength due to the influence of ambient interference is represented as a digital signal strength signal.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.
제2도는 본 발명에 따른 디지탈 신호 강도 표시회로의 구성도,2 is a configuration diagram of a digital signal strength display circuit according to the present invention;
제3도는 제2도의 각부 동작 파형도,3 is an operation waveform diagram of each part of FIG.
제4도는 본 발명에 따른 신호의 강도 표시 흐름도,4 is a flow chart indicating the strength of a signal according to the present invention;
제5도는 수신 신호의 강도를 분석하기 위한 데이타의 구성도.5 is a block diagram of data for analyzing the strength of a received signal.
Claims (3)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019920022215A KR100264861B1 (en) | 1992-11-24 | 1992-11-24 | How to Display the Strength of a Digital Signal |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019920022215A KR100264861B1 (en) | 1992-11-24 | 1992-11-24 | How to Display the Strength of a Digital Signal |
Publications (2)
Publication Number | Publication Date |
---|---|
KR940012942A true KR940012942A (en) | 1994-06-24 |
KR100264861B1 KR100264861B1 (en) | 2000-09-01 |
Family
ID=19343806
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019920022215A KR100264861B1 (en) | 1992-11-24 | 1992-11-24 | How to Display the Strength of a Digital Signal |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100264861B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100782628B1 (en) * | 1999-12-22 | 2007-12-06 | 엔엑스피 비 브이 | Method and apparatus for adaptively selecting a soft symbol |
-
1992
- 1992-11-24 KR KR1019920022215A patent/KR100264861B1/en not_active IP Right Cessation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100782628B1 (en) * | 1999-12-22 | 2007-12-06 | 엔엑스피 비 브이 | Method and apparatus for adaptively selecting a soft symbol |
Also Published As
Publication number | Publication date |
---|---|
KR100264861B1 (en) | 2000-09-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR970060859A (en) | Field synchronous signal detection circuit and method thereof | |
TW374854B (en) | A display device with a display mode identification function and a display mode identification method | |
KR980007258A (en) | I²C communication device using general purpose microcomputer | |
US6847349B2 (en) | Serial data cursor | |
US6148420A (en) | Method and apparatus for analyzing serial data | |
KR930701024A (en) | Selective detection device and method for presence or absence of signal | |
KR940012942A (en) | Digital Signal Strength Display Circuit and Method | |
HUP0203479A2 (en) | Record carrier, playback apparatus and information system comprising a record carrier and a playback apparatus | |
CN101268376A (en) | An apparatus and method for multi-phase digital sampling | |
CA2244382A1 (en) | Apparatus for receiving digital information signals | |
KR940022229A (en) | Sync signal generator | |
KR960020349A (en) | Method and apparatus for processing synthetic synchronization signal | |
JP2829809B2 (en) | Digital audio signal measuring device | |
JPH08214033A (en) | Data processing unit | |
JPH1051371A (en) | Radio call signal monitor | |
JPH01265740A (en) | Bit synchronization system | |
Filatov et al. | SeisSchool Norway Project: Equipment, network operation, data acquisition, and processing system | |
KR930008649A (en) | Synchronous signal detection circuit | |
KR970078567A (en) | Biphase Code Decoding System | |
JPH067601Y2 (en) | Bit error rate detection circuit | |
KR100215461B1 (en) | Detecting device and method of synchronous signal | |
JPS63113699A (en) | Alarm display circuit | |
KR960017287A (en) | Apparatus and method for implementing time task schedule | |
KR970032067A (en) | Bit error rate measuring device of VSB system | |
KR960006404A (en) | Error detection and display circuit of frame synchronization signal |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
LAPS | Lapse due to unpaid annual fee |