KR940012743A - Battery operated system with memory data protection circuit - Google Patents

Battery operated system with memory data protection circuit Download PDF

Info

Publication number
KR940012743A
KR940012743A KR1019920021771A KR920021771A KR940012743A KR 940012743 A KR940012743 A KR 940012743A KR 1019920021771 A KR1019920021771 A KR 1019920021771A KR 920021771 A KR920021771 A KR 920021771A KR 940012743 A KR940012743 A KR 940012743A
Authority
KR
South Korea
Prior art keywords
memory
data
battery
protection circuit
operated system
Prior art date
Application number
KR1019920021771A
Other languages
Korean (ko)
Other versions
KR950013663B1 (en
Inventor
이정순
Original Assignee
정용문
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 정용문, 삼성전자 주식회사 filed Critical 정용문
Priority to KR1019920021771A priority Critical patent/KR950013663B1/en
Publication of KR940012743A publication Critical patent/KR940012743A/en
Application granted granted Critical
Publication of KR950013663B1 publication Critical patent/KR950013663B1/en

Links

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Power Sources (AREA)

Abstract

본 발명은 배터리 동작 시스템, 특히 메모리 보호회로를 가지는 배터리 동작 시스템에 관한 것으로, 데이타가 저장되는 메모리와 데이타 액세스 동작을 수행하는 중앙처리장치(CPU)를 가지는 배터리 동작 시스템에서, 배터리 전원의 소모 또는 불안정으로 인하여 데이타 액세스 과정에서 메모리의 데이타가 소실되는 문제점을 개선하기 위하여, 배터리 전압이 일정레벨을 벗어나면 중앙처리장치를 리세트 시키도록 리세트 신호를 발생하는 전압조정 수단과, 상기 리세트신호에 따라 메모리와 CPU간의 액세스 동작을 차단하는 메모리 데이타 보호회로를 구비하여 배터리 전원의 불안정시에는 메모리와 CPU간의 데이타 액세스 동작을 차단하여 메모리내에 저장된 테이타의 소실을 방지하는 배터리 동작 시트템을 제공한다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a battery operated system, in particular a battery operated system having a memory protection circuit, wherein a battery operated system having a memory in which data is stored and a central processing unit (CPU) performing a data access operation is used. In order to solve the problem that data in the memory is lost during data access due to instability, voltage adjusting means for generating a reset signal to reset the CPU when the battery voltage is out of a predetermined level, and the reset signal. The memory data protection circuit blocks the access operation between the memory and the CPU, and provides a battery operation system that prevents the loss of data stored in the memory by blocking the data access operation between the memory and the CPU when the battery power is unstable. .

Description

메모리 데이타 보호회로를 갖는 배터리 동작 시스템Battery operated system with memory data protection circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제2도는 본 발명에 따른 메모리 데이타 보호회로의 블럭도.2 is a block diagram of a memory data protection circuit according to the present invention.

제3도는 본 발명에 따른 메모리 데이타 보호회로의 구체회로도.3 is a detailed circuit diagram of a memory data protection circuit according to the present invention.

제4도는 제3도의 동작 타이밍도.4 is an operation timing diagram of FIG.

Claims (2)

데이타가 저장되는 메모리(7)와, 상기 메모리(7)에 데이타를 저장 또는 독출하는 중앙처리장치(4)를 구비하며, 배터리를 동작전원으로 사용하는 배터리 동작 시스템에 있어서, 동작전원이 일정레벨율 벗어날때에 상기 중앙처리장치(4)를 리세트시키는 리세트신호를 출력하는 전압조정수단(3)과, 상기 리세트 신호에 따라 상기 메모리(7)의 액세스 동작을 차단하여 상기 메모리(7)에 저장된 데이타를 보호하는 메모리 데이타 보호회로(6)를 더 구비함을 특징으로 하는 배터리 동작 시스템.In a battery operating system having a memory (7) in which data is stored and a central processing unit (4) for storing or reading data in the memory (7), and using a battery as an operating power source, the operating power source is constant. A voltage adjusting means (3) for outputting a reset signal for resetting the central processing unit (4) when the level ratio is out of the level ratio, and an access operation of the memory (7) in accordance with the reset signal is interrupted. And a memory data protection circuit (6) for protecting data stored in the data 7). 제1항에 있어서, 상기 메모리(7)에 백업전압을 공급하는 백업전압 발생회로(5)를 더 구비함을 특징으로 하는 배터리 동작 시스템.The battery operating system according to claim 1, further comprising a backup voltage generating circuit (5) for supplying a backup voltage to said memory (7). ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019920021771A 1992-11-19 1992-11-19 Memory data protection circuit KR950013663B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019920021771A KR950013663B1 (en) 1992-11-19 1992-11-19 Memory data protection circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019920021771A KR950013663B1 (en) 1992-11-19 1992-11-19 Memory data protection circuit

Publications (2)

Publication Number Publication Date
KR940012743A true KR940012743A (en) 1994-06-24
KR950013663B1 KR950013663B1 (en) 1995-11-13

Family

ID=19343436

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920021771A KR950013663B1 (en) 1992-11-19 1992-11-19 Memory data protection circuit

Country Status (1)

Country Link
KR (1) KR950013663B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101130520B1 (en) * 2005-09-29 2012-03-28 엘지전자 주식회사 Methods and apparatus' protecting data outflow for mobile phone

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101130520B1 (en) * 2005-09-29 2012-03-28 엘지전자 주식회사 Methods and apparatus' protecting data outflow for mobile phone

Also Published As

Publication number Publication date
KR950013663B1 (en) 1995-11-13

Similar Documents

Publication Publication Date Title
KR920001518A (en) Semiconductor integrated circuit
KR840006092A (en) Memory protection test method and execution circuit
KR920700431A (en) Memory cartridge
KR910006828A (en) Computer system with sleep function
KR880000960A (en) Semiconductor memory
KR910008730A (en) Semiconductor memory
KR910019050A (en) Semiconductor memory
KR880000973A (en) Semiconductor memory device with write-in operation prevention function
KR960030252A (en) Semiconductor memory device and data writing method
KR940012743A (en) Battery operated system with memory data protection circuit
KR910005570A (en) Programmable Subframe PWM Circuit
KR890002157Y1 (en) Protector circuit emergency data
JPS5451334A (en) Protector for memeory content of data memory device
ES2038928R (en)
KR970029173A (en) Memory card with password retrieval
JPS567125A (en) Initializing system
RU2055391C1 (en) Memory unit
KR950700592A (en) Circuit for latching a bit and using it as an address latch (CIRCUIT FOR THE BUFFER STORAGE OF A BIT, AND USE OF THE CIRCUIT AS AN ADDRESS BUFFER STORE)
KR960042347A (en) DRAM emulation chip remembers system parity
KR970049577A (en) Improved integrated memory architecture system to prevent performance degradation
KR970051389A (en) Buffer Devices in Nonvolatile Memory
KR910014854A (en) Portable electronics
KR900010554A (en) Congestion Monitoring Circuit of Microprocessor
KR970705757A (en) TEST PATTERN GENERATOR
KR940022271A (en) Keyboard input data storage device of personal computer

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20111028

Year of fee payment: 17

EXPY Expiration of term