KR940008239A - Sub-carrier time-base error detection circuit - Google Patents

Sub-carrier time-base error detection circuit Download PDF

Info

Publication number
KR940008239A
KR940008239A KR1019920016145A KR920016145A KR940008239A KR 940008239 A KR940008239 A KR 940008239A KR 1019920016145 A KR1019920016145 A KR 1019920016145A KR 920016145 A KR920016145 A KR 920016145A KR 940008239 A KR940008239 A KR 940008239A
Authority
KR
South Korea
Prior art keywords
signal
component
output
phase error
subcarrier
Prior art date
Application number
KR1019920016145A
Other languages
Korean (ko)
Other versions
KR940008733B1 (en
Inventor
오순영
Original Assignee
이헌조
주식회사 금성사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 이헌조, 주식회사 금성사 filed Critical 이헌조
Priority to KR1019920016145A priority Critical patent/KR940008733B1/en
Publication of KR940008239A publication Critical patent/KR940008239A/en
Application granted granted Critical
Publication of KR940008733B1 publication Critical patent/KR940008733B1/en

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K17/00Electronic switching or gating, i.e. not by contact-making and –breaking

Landscapes

  • Processing Of Color Television Signals (AREA)

Abstract

본 발명은 서브 캐리어의 시간축 오차 검출장치에 관한 것으로, 일반적으로 사용되고 있는 기존의 서브-캐리어의 위상오차 검출회로는 위산 오차 성분을 구하기 위해 그 합성분을 제거하는 저역 필터를 필요로 함으로써 입력되는 신호의 주파수를 고려할 때 저역 필터의 하드웨어 제작에 대한 부담이 크게 된다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an apparatus for detecting time-base error of a subcarrier, and a phase error detection circuit of a conventional sub-carrier, which is generally used, requires a low pass filter that removes a synthesis component to obtain a false positive component. Considering the frequency of, the burden on the hardware fabrication of the low pass filter is great.

이에 따라 본 발명은 상기와 같은 종래의 서브 캐리어의 코싸인 성분으로 취급하고 이를 한 클럭 지연시킨 신호를 재생 서브 캐리어의 싸인성분으로 취급하여 매 싸인클마다 재생 커브 캐리어의 성분에서 코싸인 성분과 싸인 성분을 검출하여 제산과 아크탄젠트 연산을 통해 기준전압 제어 발진기의 4fac 클럭으로 4분주한 기준 서브 캐리어와의 위상 오차를 검출하도록 창안된 것이다.Accordingly, the present invention treats the cosine component of the conventional subcarrier as described above and treats the signal delayed by one clock as the sine component of the reproduction subcarrier and signs the cosine component in the component of the reproduction curve carrier for each cycle. It is designed to detect the phase and the phase error with the reference subcarrier divided into four by the 4fac clock of the reference voltage controlled oscillator through division and arctangent operation.

Description

서브-캐리어의 시간축 오차 검출회로Sub-carrier time-base error detection circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제3도는 본 발명 서브-캐리어의 시간축 오차 검출회로도.3 is a time-base error detection circuit diagram of a sub-carrier of the present invention.

제4도는 제3도의 각 부파형도.4 is each sub waveform diagram of FIG.

Claims (2)

재생 커브 캐리어 신호(PBS)를 지연시켜 지연된 신호 성분을 얻는 지연부(10)와, 서로 교번 동작하는 제어신호(SWC1,SWC1)에 따라 스위칭되어 상기 재생 캐리어 신호(PBS) 및 지연부(10)의 출력신호와 그라운드 신호가 선별적으로 출력되도록 하는 제1스위칭부(18)와, 제어신호(SWC2,SWC2)에 따라 상기 제1스위칭부(18)의 출력 또는 그 출력에-1배 승산된 출력을 선별적으로 출력하여 싸인파 및 코싸인파의 결합신호를 발생시키는 제2스위칭부(19)와, 상기 제2스위칭부(19)의 출력을 서로 감산하여 싸인성분의 위상오차 신호를 발생시키는 감산부(14)와, 상기 제2스위칭부(19)의 출력을 서로 가산하여 코싸인 성분의 위상오차 신호를 발생시키는 가산부(15)와, 상기 감산부 (14)및 가산부(15)의 출력신호를 서로 제산하여 위상오차에 대한 탄젠트성분을 구하는 제산부(16)와, 상기 제산부(16)의 출력으로 아크 탄젠트 값을 구하여 위상오차(θe)를 검출하는 위상오차 검출부(17)로 된 것을 특징으로 하는 서브-캐리어의 시간축 오차 검출회로.A delay unit 10 which delays the reproduction curve carrier signal PBS to obtain a delayed signal component and is switched according to the control signals SWC1 and SWC1 operating alternately, so that the reproduction carrier signal PBS and delay unit 10 The first switching unit 18 for selectively outputting the output signal and the ground signal, and multiplying the output of the first switching unit 18 or its output by -1 times according to the control signals SWC2 and SWC2. A second switching unit 19 for generating a combined signal of a sine wave and a cosine wave by selectively outputting the output, and a phase error signal of a sine component are generated by subtracting the outputs of the second switching unit 19 from each other. A subtractor 14 and an adder 15 which adds the outputs of the second switching unit 19 to each other to generate a phase error signal of a cosine component, the subtractor 14 and the adder 15 Division unit 16 for obtaining the tangent component for the phase error by dividing the output signal of The carrier time-base error detecting circuit of the-divider 16 as characterized by a phase error detector (17) for detecting a phase error (θe) obtaining the arctangent of the output sub. 제1항에 있어서, 상기 제1스위칭부(18)는 제어신호(SWS1)에 따라서 스위칭되며 상기 지연부(10)의 출력신호와 그라운드 신호를 선별적으로 출력하는 스위치(SW1)와, 상기 재생 서브 캐리어 호(PBS)와 그라운드 신호를 선별적으로 출력하는 스위치(SW4)와, 제어신호(SWC1)에 따라서 스위칭되며 상기 지연부(10)의 출력신호와 그라운드 신호를 선별적으로 출력하는 스위칭(SW2)와, 상기 재생 서브 캐리어 신호(PBS)와 그라운드 신호를 선별적으로 출력하는 스위치(SW3)로 구성된 것을 특징으로 하는 서브-캐리어의 시간축 오차 검출회로.The switch SW1 of claim 1, wherein the first switching unit 18 is switched in accordance with a control signal SWS1 and selectively outputs an output signal of the delay unit 10 and a ground signal. A switch SW4 for selectively outputting the subcarrier call PBS and the ground signal, and a switch for switching the output signal and the ground signal of the delay unit 10 selectively according to the control signal SWC1. SW2) and a switch (SW3) for selectively outputting the reproduction subcarrier signal (PBS) and the ground signal. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019920016145A 1992-09-04 1992-09-04 Error detected circuit of sub-carrier KR940008733B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019920016145A KR940008733B1 (en) 1992-09-04 1992-09-04 Error detected circuit of sub-carrier

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019920016145A KR940008733B1 (en) 1992-09-04 1992-09-04 Error detected circuit of sub-carrier

Publications (2)

Publication Number Publication Date
KR940008239A true KR940008239A (en) 1994-04-29
KR940008733B1 KR940008733B1 (en) 1994-09-26

Family

ID=19339099

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920016145A KR940008733B1 (en) 1992-09-04 1992-09-04 Error detected circuit of sub-carrier

Country Status (1)

Country Link
KR (1) KR940008733B1 (en)

Also Published As

Publication number Publication date
KR940008733B1 (en) 1994-09-26

Similar Documents

Publication Publication Date Title
KR850003644A (en) Frequency detector
KR840006410A (en) Digital motion detector
KR900002648A (en) Motion detection circuit
KR830010386A (en) Speed detection device
KR880009473A (en) Frequency modulation circuit
KR920020856A (en) Synchronous Clock Generation Circuit
ATE245817T1 (en) PHASE NOISE DETECTOR
KR940008239A (en) Sub-carrier time-base error detection circuit
KR920700512A (en) Clock generator
KR920010565A (en) Drum Servo
KR960020416A (en) Signal detector
KR890007491A (en) Frequency detector for frequency locked loop
KR890015244A (en) Digital clip circuit
KR950023066A (en) Burst Signal Generation Circuit of Image Processing System
KR950016217A (en) Clock signal generator
KR880000939A (en) Rotation control device
KR890016774A (en) Phase synchronization circuit
KR930014489A (en) Phase Error Detection Circuit of Color Synchronization Signal
KR960005511A (en) Long time recording playback video tape recorder
KR910005055A (en) Switched Capacitor Pilot Phase or Magnitude Detectors
KR920001924A (en) Field detection circuit
KR910009103A (en) Interleaved Relationship Detection Circuit of Composite Video Signal
SU1107109A2 (en) Device for checking interpolator
KR960028167A (en) Clock Generator of Complex Image Device
KR910003581A (en) Synchronous False Detection Protection Circuit of Digital Audio Tape Recorder

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20050304

Year of fee payment: 11

LAPS Lapse due to unpaid annual fee