KR940004777A - Manufacturing Method of Semiconductor Device - Google Patents
Manufacturing Method of Semiconductor Device Download PDFInfo
- Publication number
- KR940004777A KR940004777A KR1019920015183A KR920015183A KR940004777A KR 940004777 A KR940004777 A KR 940004777A KR 1019920015183 A KR1019920015183 A KR 1019920015183A KR 920015183 A KR920015183 A KR 920015183A KR 940004777 A KR940004777 A KR 940004777A
- Authority
- KR
- South Korea
- Prior art keywords
- trenches
- semiconductor substrate
- trench
- forming
- manufacturing
- Prior art date
Links
Landscapes
- Element Separation (AREA)
Abstract
서로 깊이가 다른 여러개의 트랜치들을 동일한 반도체 기판상에 형성하는 반도체장치의 제조방법에서, 반도체 기판상에 절연층을 형성한 후 트랜치를 형성하고자 하는 부분의 절연층을 트랜치의 깊이에 비례하는 면적만큼 제거하였다. 그다음 상기 절연층을 마스크로하여 반도테 기판을 반응성 이온식각 방법으로 식각한다. 이때 많은 면적이 노출된 반도체 기판은 빨리 제거되고, 적은 면적이 노출된 부분은 천천히 제거되어 서로 깊이가 다른 트랜치들이 형성된다. 또한 가스의 혼합 비율 및 식각각도를 조절하여 트랜치를 U자형으로 형성할 수 있다.In the method of manufacturing a semiconductor device, in which a plurality of trenches having different depths are formed on the same semiconductor substrate, after forming an insulating layer on the semiconductor substrate, an insulating layer of a portion to which the trench is to be formed has an area proportional to the depth of the trench. Removed. Then, the semiconductor substrate is etched by reactive ion etching using the insulating layer as a mask. At this time, the semiconductor substrate exposed to a large area is quickly removed, and the portions exposed to a small area are slowly removed to form trenches having different depths. In addition, the trench may be U-shaped by adjusting the mixing ratio and etching angle of the gas.
따라서 동일한 반도체 기판상에 서로 깊이가 다른 트랜치들을 한번의 식각공정으로 형성하여 반도체장치의 제조공정을 단순화할 수 있다.Therefore, trenches having different depths may be formed on the same semiconductor substrate in one etching process to simplify the manufacturing process of the semiconductor device.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제3도 (B)∼(D)도는 이 발명에 따른 반도체 장치의 제조공정도이다.3B to 3D are manufacturing process diagrams of the semiconductor device according to the present invention.
Claims (7)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019920015183A KR940004777A (en) | 1992-08-24 | 1992-08-24 | Manufacturing Method of Semiconductor Device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019920015183A KR940004777A (en) | 1992-08-24 | 1992-08-24 | Manufacturing Method of Semiconductor Device |
Publications (1)
Publication Number | Publication Date |
---|---|
KR940004777A true KR940004777A (en) | 1994-03-16 |
Family
ID=67147677
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019920015183A KR940004777A (en) | 1992-08-24 | 1992-08-24 | Manufacturing Method of Semiconductor Device |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR940004777A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100414199B1 (en) * | 2001-01-05 | 2004-01-07 | 주식회사 오랜텍 | Method of fabricating a structure of silicon wafer using wet etching |
KR100428785B1 (en) * | 2001-08-30 | 2004-04-30 | 삼성전자주식회사 | Semiconductor device having a trench isolation structure and method of fabricating the same |
-
1992
- 1992-08-24 KR KR1019920015183A patent/KR940004777A/en not_active Application Discontinuation
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100414199B1 (en) * | 2001-01-05 | 2004-01-07 | 주식회사 오랜텍 | Method of fabricating a structure of silicon wafer using wet etching |
KR100428785B1 (en) * | 2001-08-30 | 2004-04-30 | 삼성전자주식회사 | Semiconductor device having a trench isolation structure and method of fabricating the same |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4255207A (en) | Fabrication of isolated regions for use in self-aligning device process utilizing selective oxidation | |
KR101091298B1 (en) | Methods to reduce the critical dimension of semiconductor devices and partially fabricated semiconductor devices having reduced critical dimensions | |
KR960043106A (en) | Method of forming insulating film in semiconductor device | |
KR960702677A (en) | Planarized trench and field oxide separation method | |
KR970013074A (en) | Planarization method of semiconductor device and device isolation method using same | |
WO1987003139A2 (en) | Process for trench oxide isolation of integrated devices | |
KR970023999A (en) | A method of manufacturing semiconductor devices | |
US4309813A (en) | Mask alignment scheme for laterally and totally dielectrically isolated integrated circuits | |
KR970053384A (en) | Method of forming device isolation region in semiconductor device | |
KR970013204A (en) | Trench Formation Method Using Spacer | |
KR940004777A (en) | Manufacturing Method of Semiconductor Device | |
KR0151267B1 (en) | Manufacturing method of semiconductor | |
KR960026618A (en) | Method for manufacturing device isolation insulating film of semiconductor device | |
JPS61201444A (en) | Manufacture of semiconductor device | |
KR960015848A (en) | Device isolation insulating film formation method of semiconductor device | |
US4670769A (en) | Fabrication of isolated regions for use in self-aligning device process utilizing selective oxidation | |
GB2295487A (en) | Forming a field oxide layer to isolate semiconductor devices | |
KR970023825A (en) | Planarization Method of Semiconductor Device Using Spacer Pillar | |
KR100226795B1 (en) | Method of forming a device isolation film of semiconductor device | |
KR100221606B1 (en) | Method for wiring contact of semiconductor device | |
KR960039275A (en) | Device Separation Method of Semiconductor Device | |
KR960026400A (en) | Method for manufacturing polysilicon wiring of semiconductor device | |
KR960043097A (en) | Device Separation Method of Semiconductor Device | |
KR950029853A (en) | Device Separator Formation Method | |
KR20050059744A (en) | Method for forming element isolating film of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E601 | Decision to refuse application |