KR940003322A - Vertical Dynamic Focus Circuit - Google Patents

Vertical Dynamic Focus Circuit Download PDF

Info

Publication number
KR940003322A
KR940003322A KR1019920011848A KR920011848A KR940003322A KR 940003322 A KR940003322 A KR 940003322A KR 1019920011848 A KR1019920011848 A KR 1019920011848A KR 920011848 A KR920011848 A KR 920011848A KR 940003322 A KR940003322 A KR 940003322A
Authority
KR
South Korea
Prior art keywords
signal
focus
vertical
parabola
triangular wave
Prior art date
Application number
KR1019920011848A
Other languages
Korean (ko)
Other versions
KR950011306B1 (en
Inventor
송근수
Original Assignee
이헌조
주식회사 금성사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 이헌조, 주식회사 금성사 filed Critical 이헌조
Priority to KR1019920011848A priority Critical patent/KR950011306B1/en
Publication of KR940003322A publication Critical patent/KR940003322A/en
Application granted granted Critical
Publication of KR950011306B1 publication Critical patent/KR950011306B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N3/00—Scanning details of television systems; Combination thereof with generation of supply voltages
    • H04N3/10—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical
    • H04N3/16—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by deflecting electron beam in cathode-ray tube, e.g. scanning corrections
    • H04N3/22—Circuits for controlling dimensions, shape or centering of picture on screen

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Details Of Television Scanning (AREA)

Abstract

본 발명은 TV, 모니터등의 CRT포커스를 조절해주는 회로에 관한 것으로, 종래의 포커스 조절회로에 의하면 포커스 조절 입력신호가 전단의 수평직선성 보정코일로부터 공급되는 S보정파를 이용하므로 이 보정신호 파형에 왜곡이 발생되면 최종 출력 포커스 파형 또는 이에 대처하지 못하여 왜곡이 발생되는 문제점과, 수평측으로의 포커스만 보정하므로 대형 CRT 사용시에는 각 형광면에 발사되는 빔의 세기가 그 거리와 각도에 따라 달라지기 때문에 수직측으로의 포커스 조절이 불가능해진다는 문제점과, 캐스코우드 증폭리를 적용하므로 포커스 신호 반전증폭시의 위상지연이 발생되어 보정타이밍 에러가 발생되는 등의 제반 문제점을 해결하기 위한 것이다.The present invention relates to a circuit for adjusting the CRT focus of a TV, a monitor, and the like. According to the conventional focus control circuit, since the focus control input signal uses the S correction wave supplied from the horizontal straightness correction coil of the front end, the correction signal waveform When distortion occurs, the final output focus waveform or distortion cannot be coped with, and only the horizontal focus is corrected. Therefore, when using a large CRT, the intensity of the beam emitted to each fluorescent surface varies depending on the distance and angle. The problem of not being able to adjust the focus to the vertical side and applying a cascaded amplifier is to solve various problems such as a phase delay in inverting amplification of a focus signal and a correction timing error.

본 발명은 수직 출력단의 수직 동시신호로부터 삼각파를 거쳐 파라볼라파를 만들고, 이 파라볼라파에 직류 바이어스를 걸어서 수평 포커스와 함께 수직 포커스 보정 및 동시에 행하여지도록 하므로서 파형 왜곡에 따른 포커스 보정 에러의 제거와 대형 CRT 사용시의 수직측으로의 포커스 조절에 따른 화질향상과, 위상 지연소요의 제거를 통한 정확한 보정동작 수행이 가능하도록 한 것으로 TV, 모니터에 적용한다.The present invention creates a parabola wave from a vertical simultaneous signal of a vertical output terminal via a triangular wave, and applies a DC bias to the parabola wave to perform vertical focus correction and simultaneous focus with horizontal focus, thereby eliminating focus correction errors due to waveform distortion and large CRT. It is applied to TV and monitor to improve the image quality by adjusting the focus to the vertical side during use and to perform accurate correction operation by eliminating phase delay.

Description

수직 다이나믹 포커스 회로Vertical dynamic focus circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제 2 도는 본 발명의 수직 다이나믹 포커스 회로도.2 is a vertical dynamic focus circuit diagram of the present invention.

제 3 도는 제3(a)도 내지 제3(f)도는 본 발명 회로 각 부분에서의 신호파형도.3 (a) to 3 (f) are signal waveform diagrams of respective parts of the circuit of the present invention.

Claims (4)

수직 편향을 위한 수직출력 IC(IC1)의 수직 출력 신호를 레벨 감소시키고 삼각파신호로 파형 변환하여 주는 삼각파 변환부(1)와, 삼각파신호를 적분 처리하여 동일 타이밍의 파라볼라 신호로 변환하여 출력하는 파라볼라 변환부(2)와, 상기 파라볼라 신호를 반전 증폭시키는 증폭부(3)와, 증폭된 파라볼라 신호의 부하에 따른 보상과 함께 직류 바이어스를 걸어서 수직 포커스 조절 파라볼라 신호로 출력하는 파형보상 출력부(4)로 구성된 수직 다이나믹 포커스 회로.A triangular wave converting unit (1) that reduces the level of the vertical output signal of the vertical output IC (IC1) for vertical deflection and converts the waveform into a triangular wave signal, and a parabola that converts the triangular wave signal into a parabola signal at the same timing and outputs it. A converter 2, an amplifier 3 for inverting and amplifying the parabola signal, and a waveform compensation output unit 4 for outputting a vertical focus control parabola signal by applying a DC bias together with compensation according to the load of the amplified parabola signal. Vertical dynamic focus circuit consisting of 제 1 항에 있어서, 수직 동기신호 주파수 변화에 대응하여 변환된 주파수/전압변환신호(F/V)를 입력받아 상기 파라볼라 변환부(2)에 입력되는 삼각파 신호 이득을 가변 제어해주는 이득 조절부(5)을 포함하는 수직 다이나믹 포커스 회로.The gain control unit of claim 1, wherein the gain control unit receives a frequency / voltage conversion signal (F / V) converted in response to a vertical synchronization signal frequency change and variably controls the gain of the triangular wave signal input to the parabola converter 2. 5) a vertical dynamic focus circuit comprising: a. 제 1 항에 있어서, 삼각파 변환부(1)는 입력되는 수직 출력신호의 직류 레벨을 제한하는 제너다이오드(ZD1)와, 레벨 제한된 신호를 반전 증폭시키는 트랜지스터(Q1)와, 역전압 보호용 다이오드(D1)와, 반전 증폭신호에 따른 충/방전에 의하여 삼각파 신호를 출력해주는 트랜지스터(Q2) 및 콘덴서(C3)와 바이어스 저항(R1 내지 R4)으로 구성되고, 상기 파라볼라 변환부(2)는 입력 삼각파 신호의 증폭을 위한 트랜지스터(Q3) 및 바이어스 저항(R6)(R7)(R8)과, 증폭신호의 적분을 위한 연산증폭기(IC2) 및 피이드백 적분 콘덴서(C5)와 저항(R9)으로 구성되고, 상기 증폭부(3)는 입력된 파라볼라 신호의 증폭을 위한 트랜지스터(Q5) 및 AC 커플링 콘덴서(C6)와 그 바이어스 저항(R11)(R12)(R13)(R14)로 구성되고, 상기 파형보상 출력부(4)는 입력된 파라볼라 신호에 직류 바이어스를 걸어서 반전 증폭시키는 트랜지스터(Q6) 및 그 바이어스 저항(R15)(R17)(R18)과 파형보상을 위한 R-C 시정수 회로(R16)(C7)로 구성된 수직 다이나믹 포커스 회로.The method of claim 1, wherein the triangular wave converter 1 includes a zener diode ZD1 for limiting the DC level of the input vertical output signal, a transistor Q1 for inverting and amplifying the level limited signal, and a diode for reverse voltage protection D1. ), And a transistor (Q2), a capacitor (C3) and a bias resistor (R1 to R4) for outputting a triangular wave signal by the charge / discharge according to the inverted amplification signal, the parabolic converter (2) is an input triangular wave signal Transistors Q3 and bias resistors R6, R7 and R8 for amplifying the signal, an operational amplifier IC2 and a feedback integration capacitor C5 and resistor R9 for integrating the amplified signal; The amplifier 3 includes a transistor Q5 and an AC coupling capacitor C6 for amplifying the input parabola signal, and bias resistors R11, R12, R13, and R14 thereof. The output unit 4 applies a DC bias to the input parabola signal A vertical dynamic focus circuit comprising a transistor (Q6) for inverting and amplifying and a bias resistor (R15) (R17) (R18) and an R-C time constant circuit (R16) (C7) for waveform compensation. 제 2 항에 있어서, 상기 이득 조절부(5)는 주파수/전압 변환신호(F/V)레벨에 대응하여 상기 파라볼라 변환부(2)에 입력되는 삼각파 신호 레벨을 증/감시키는 트랜지스터(Q4) 및 그 증/감 레벨을 조절해주기 위한 가변저항(VR1)으로 구성된 수직 다이나믹 포커스 회로.The transistor Q4 of claim 2, wherein the gain adjusting unit 5 increases / decreases a triangular wave signal level input to the parabolic converter 2 in response to a frequency / voltage conversion signal (F / V) level. And a variable resistance VR1 for adjusting the increase / decrease level thereof. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019920011848A 1992-07-03 1992-07-03 Focus circuit of tv KR950011306B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019920011848A KR950011306B1 (en) 1992-07-03 1992-07-03 Focus circuit of tv

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019920011848A KR950011306B1 (en) 1992-07-03 1992-07-03 Focus circuit of tv

Publications (2)

Publication Number Publication Date
KR940003322A true KR940003322A (en) 1994-02-21
KR950011306B1 KR950011306B1 (en) 1995-09-30

Family

ID=19335830

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920011848A KR950011306B1 (en) 1992-07-03 1992-07-03 Focus circuit of tv

Country Status (1)

Country Link
KR (1) KR950011306B1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20000001590A (en) * 1998-06-12 2000-01-15 김영환 Dynamic focus circuit
KR100366308B1 (en) * 2000-07-24 2002-12-31 삼성전자 주식회사 A circuit for generating a focus signal of a CRT

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20000001590A (en) * 1998-06-12 2000-01-15 김영환 Dynamic focus circuit
KR100366308B1 (en) * 2000-07-24 2002-12-31 삼성전자 주식회사 A circuit for generating a focus signal of a CRT

Also Published As

Publication number Publication date
KR950011306B1 (en) 1995-09-30

Similar Documents

Publication Publication Date Title
KR940010823A (en) Comberance Compensation Device
KR940003322A (en) Vertical Dynamic Focus Circuit
KR940025363A (en) Dynamic focus circuit
KR900702651A (en) Programmable Sawtooth Generator
KR970064152A (en) Delay Compensated Dynamic Focus Amplifier
KR930020954A (en) Corner pin cushion deformation correction circuit and TV receiver
KR970050026A (en) Horizontal Size Control Circuit Using Microcomputer
TW326543B (en) Amplifying circuit for dynamic focus
JPH0544226B2 (en)
KR970031777A (en) Screen width correction circuit
KR950002613Y1 (en) Vertical dynamic baem focus device
JPH01108872A (en) Dynamic focus circuit
KR200184826Y1 (en) Dynamic focus circuit of monitor
KR100275046B1 (en) Dynamic focus waveform compensating circuit using pll
JPH01114165A (en) Vertical deflection circuit
KR0156641B1 (en) Video signal output circuit
KR0124730Y1 (en) Horizontal size and pincushion circuit for image display system
KR920004398Y1 (en) Side pin cushion compensating circuit
KR920007137Y1 (en) Limit circuit of vertical size signal
KR970019344A (en) A HORIZONTAL CENTER COMPLEMENT CIRCUIT FOR A DYNAMIC FOCUS OF MONITOR
KR0120534B1 (en) Pulse compression circuit
KR100247497B1 (en) Compensation circuit for corner part focus in a crt
MXPA99010729A (en) Dynamic focus voltage amplitude controller and high frequency compensation.
KR0155592B1 (en) Horizontal size correction circuit
KR200222907Y1 (en) Screen size and contrast compensation circuit

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20060901

Year of fee payment: 12

LAPS Lapse due to unpaid annual fee