KR930022185A - Video graphics array pass-through implementation - Google Patents

Video graphics array pass-through implementation Download PDF

Info

Publication number
KR930022185A
KR930022185A KR1019920006762A KR920006762A KR930022185A KR 930022185 A KR930022185 A KR 930022185A KR 1019920006762 A KR1019920006762 A KR 1019920006762A KR 920006762 A KR920006762 A KR 920006762A KR 930022185 A KR930022185 A KR 930022185A
Authority
KR
South Korea
Prior art keywords
vga
vga card
graphic adapter
resolution graphic
monitor
Prior art date
Application number
KR1019920006762A
Other languages
Korean (ko)
Other versions
KR940008863B1 (en
Inventor
노영수
Original Assignee
정용문
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 정용문, 삼성전자 주식회사 filed Critical 정용문
Priority to KR1019920006762A priority Critical patent/KR940008863B1/en
Publication of KR930022185A publication Critical patent/KR930022185A/en
Application granted granted Critical
Publication of KR940008863B1 publication Critical patent/KR940008863B1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Human Computer Interaction (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Controls And Circuits For Display Device (AREA)

Abstract

이 발명에 위한 비데오 그래픽 어레이 패스 스루 구현장치는, 고해상도 그래픽 아답터에 스위칭부를 구비하여 VGA카드와 고해상도 그래픽 아답터의 사용 램댁이 같은 경우는 VGA카드의 퓨터 코터에서 출력되는 신호가 선택되어 모니터에 디스플레이되고, VGA카드와 고해상도 그래픽 아답터의 사용램댁이 다른 경우는 VGA카드의 외부 출력 포트에서 출력되는 신호가 선택되어 모니터에 디스플레이되도록 스위칭되어 상기 모니터에는 VGA와 동일한 칼라가 노이즈 없이 디스플레이됨으로서 완벽한 VGA패스 스루 기능을 구현할 수 있다.The video graphics array pass-through implementation for the present invention includes a high resolution graphic adapter with a switching unit, and when a VGA card and a high resolution graphic adapter are used, a signal output from the computer coater of the VGA card is selected and displayed on a monitor. If the VGA card and the high resolution graphic adapter are different, the signal output from the external output port of the VGA card is selected and switched to be displayed on the monitor, so that the same color as the VGA is displayed on the monitor without noise. Can be implemented.

Description

비데오 그래픽 어레이 패스 스루 구현장치Video graphics array pass-through implementation

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도는 이 발명에 따른 VGA패스 스루 구현장치를 나타낸 블럭도.Figure 2 is a block diagram showing a VGA pass through implementation apparatus according to the present invention.

제3도는 상기 제2도의 스위칭부를 나타낸 상세 블럭도이다.3 is a detailed block diagram illustrating the switching unit of FIG. 2.

Claims (2)

퍼스널 콤퓨터에 VGA카드와 고해상도 그래픽 아답터가 동시 장착되고 상기 고해상도 그래픽 아답터를 통해 VGA카드의 VGA칼라를 모니터에 실현하기 위한 VGA패스 스루 구현장치에 있어서, 상기 VGA 카드의 퓨터 코넥터(12)에 케이블(CA1)로 연결되어 칼라를 처리하고 디지탈 신호를 아날로그 신호로 변환하는 램댁(22)과, 상기 VGA카드의 외부 출력포트(11)에 케이블(CA2)로 연결되어 상기 출력 포트(11)에서 출력되는 아날로그 신호를 보상해주어 노이즈를 제거하는 버퍼부(24)와, 상기 VGA카드와 고해상도 그래픽 아답터가 동일한 램댁이면 상기 고해상도 그래픽 아답터(20)의 램댁(22)으로 스위칭 되고, 서로 다른 램댁이면 상기 버퍼부(24)로 스위칭되어 VGA와 동일한 칼라가 모니터(30)에 디스플레이되도록 하는 스위칭부(25)가 상기 고해상도 그래픽 아답터(20)에 구비되는 비데오 그래픽 어레이 패스 스루 구현장치.A VGA pass-through device for simultaneously mounting a VGA card and a high-resolution graphic adapter to a personal computer and realizing the VGA color of the VGA card to a monitor through the high-resolution graphic adapter, wherein the cable is connected to the computer connector 12 of the VGA card. Connected to CA1) to process the color and convert the digital signal into an analog signal (22) and the external output port 11 of the VGA card connected to the cable (CA2) is output from the output port 11 A buffer unit 24 for compensating for an analog signal and removing noise, and the VGA card and the high resolution graphic adapter are switched to the RAM unit 22 of the high resolution graphic adapter 20 when the VGA card and the high resolution graphic adapter are the same. The high resolution graphic adapter 20 is provided with a switching unit 25 for switching to 24 so that the same color as VGA is displayed on the monitor 30. Is a video graphics array pass-through implementation. 제1항에 있어서, 상기 스위칭부(25)는, 램댁(22)의 R, G, B신호라인(RF, GF, BF)과 버퍼부 (24)의 R, G, B신호라인(R0, G0, B0)이 입력단에 연결되고 인에이블 신호라인(E)과 셀렉트 신호라인(S)이 인에이블단과 셀렉트단으로 연결되고 출력단의 R, G, B신호라인(R, G, B)이 모니터(30)에 연결되는 제1멀티플레서(MUX1)와, 상기 VGA카드의 퓨쳐 코넥터(12)의 수평/수직 동기 신호라인(HF, VF)과 상기 버퍼부(24)의 수평/수직 동기 신호라인(Ho, Vo)이 입력단에 연결되고 인에이블 신호라인(E)과 셀렉트 신호라인(S)이 인에이블단과 셀렉트단에 연결되고 출력단위 수평/수직 동기 신호라인(H, V)이 모니터(30)에 연결되는 제2멀티플랙서(MUX2)로 구성된 비데오 그래픽 어레이 패스 스루 구현장치.2. The switching unit 25 according to claim 1, wherein the switching unit 25 includes R, G and B signal lines R F , G F and B F of the RAM DAC 22 and R, G and B signal lines of the buffer unit 24. (R 0 , G 0 , B 0 ) are connected to the input terminal, enable signal line (E) and select signal line (S) are connected to enable and select stages, and R, G, B signal lines (R, A first multiplexer MUX1 connected to the monitor 30, a horizontal / vertical synchronization signal line HF, VF of the future connector 12 of the VGA card, and the buffer unit 24. The horizontal / vertical synchronization signal lines Ho and Vo are connected to the input terminal, and the enable signal line E and the select signal line S are connected to the enable terminal and the select terminal, and the output unit horizontal / vertical synchronization signal lines H, A video graphics array pass-through implementation comprising a second multiplexer (MUX2) where V) is connected to a monitor (30). ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019920006762A 1992-04-22 1992-04-22 Connecting apparatus for vga KR940008863B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019920006762A KR940008863B1 (en) 1992-04-22 1992-04-22 Connecting apparatus for vga

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019920006762A KR940008863B1 (en) 1992-04-22 1992-04-22 Connecting apparatus for vga

Publications (2)

Publication Number Publication Date
KR930022185A true KR930022185A (en) 1993-11-23
KR940008863B1 KR940008863B1 (en) 1994-09-28

Family

ID=19332121

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920006762A KR940008863B1 (en) 1992-04-22 1992-04-22 Connecting apparatus for vga

Country Status (1)

Country Link
KR (1) KR940008863B1 (en)

Also Published As

Publication number Publication date
KR940008863B1 (en) 1994-09-28

Similar Documents

Publication Publication Date Title
EP0782333A3 (en) Image display apparatus
KR960043761A (en) Method for synchronizing multiple data sources for display on a video monitor in a multimedia display system and data processing system
DE59701135D1 (en) OPERATION OF SEVERAL VIEWING DEVICES ON A SCREEN CONTROL
US5309551A (en) Devices, systems and methods for palette pass-through mode
US5341470A (en) Computer graphics systems, palette devices and methods for shift clock pulse insertion during blanking
US5327159A (en) Packed bus selection of multiple pixel depths in palette devices, systems and methods
DK0421772T3 (en) Display Equipment
US5287100A (en) Graphics systems, palettes and methods with combined video and shift clock control
KR950013204A (en) Audio video system controlled by a controller connected to a bus line parallel to the audio video line
KR930022185A (en) Video graphics array pass-through implementation
US6052107A (en) Method and apparatus for displaying graticule window data on a computer screen
WO1999024917A3 (en) Method and apparatus for using interpolation line buffers as pixel look up tables
MY100903A (en) Raster scan digital display system.
JP4061686B2 (en) Liquid crystal display
KR890003229Y1 (en) Color signal speed processing circuit of crt display control device
EP0363204B1 (en) Generation of raster scan video signals for an enhanced resolution monitor
US6914604B1 (en) Method and system for high resolution display connect through extended bridge
EP0463867B1 (en) Graphics systems, palettes and methods with combined video and shift clock control
KR950000443Y1 (en) Interfacing apparatus
KR960008071Y1 (en) Output circuit of analog synchronous signal
KR900002628B1 (en) Real-time image processor with look-up table
KR900003074Y1 (en) Adapter circuit for mono monitor
KR940004995Y1 (en) Tvg-signal generating apparatus of graphic board
KR970007716A (en) Real time image realization device and method
KR890008833Y1 (en) Cathode ray tube characters display conversion devices

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20030829

Year of fee payment: 10

LAPS Lapse due to unpaid annual fee