KR930019018A - Clock phase adjustment circuit - Google Patents

Clock phase adjustment circuit Download PDF

Info

Publication number
KR930019018A
KR930019018A KR1019920003181A KR920003181A KR930019018A KR 930019018 A KR930019018 A KR 930019018A KR 1019920003181 A KR1019920003181 A KR 1019920003181A KR 920003181 A KR920003181 A KR 920003181A KR 930019018 A KR930019018 A KR 930019018A
Authority
KR
South Korea
Prior art keywords
clock phase
signal
clock
phase adjustment
output
Prior art date
Application number
KR1019920003181A
Other languages
Korean (ko)
Other versions
KR950001567B1 (en
Inventor
여권
Original Assignee
강진구
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 강진구, 삼성전자 주식회사 filed Critical 강진구
Priority to KR1019920003181A priority Critical patent/KR950001567B1/en
Publication of KR930019018A publication Critical patent/KR930019018A/en
Application granted granted Critical
Publication of KR950001567B1 publication Critical patent/KR950001567B1/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00Television systems
    • H04N7/12Systems in which the television signal is transmitted via one channel or a plurality of parallel channels, the bandwidth of each channel being less than the bandwidth of the television signal

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Manipulation Of Pulses (AREA)
  • Analogue/Digital Conversion (AREA)
  • Picture Signal Circuits (AREA)
  • Television Systems (AREA)

Abstract

이 발명은 정확한 샘플링포인트가 요구되는 주파수 폴딩 기법을 응용한 영상신호처리 시스템에서 정확한 신호처리가 이루어질 수 있도록 한 것으로서, 영상신호의 디지탈 신호처리를 위하여 아날로그신호를 디지탈 신호로 변환시킬때 클럭위상 조정 및 기준신호 검출회로(20)를 구성시켜 정확한 포인트에서 데이타를 샘플링할 수 있게 하며, 어느 특정한 방식으로으 신호처리가 요구되어질때 미리 영상신호에 삽입되어진 특정패턴을 검출하여 기준신호(M1)및 처리모드 제어신호(M2),(M3)를 발생시켜 그에 다른 신호처리로의 전환이 가능케 함으로써, 잘못된 클럭위상을 조정하고 특별한 신호 처리방식에 대한 신호처리가 되도록 하여 시스템의 정확한 신호처리가 가능토록 한 것이다.The present invention allows accurate signal processing in a video signal processing system using a frequency folding technique that requires an accurate sampling point, and adjusts a clock phase when converting an analog signal into a digital signal for digital signal processing of a video signal. And a reference signal detecting circuit 20 to sample data at an accurate point, and when a signal processing is required in any specific manner, the specific signal inserted in the video signal is detected in advance so that the reference signal M1 and By generating the processing mode control signals M2 and M3 and switching to other signal processing, it is possible to adjust the wrong clock phase and make the signal processing for the special signal processing system so that the accurate signal processing of the system is possible. It is.

Description

클럭위상 조정회로Clock phase adjustment circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 이 발명에 따른 클럭위상 조정회로도.1 is a clock phase adjustment circuit diagram according to the present invention.

제2도는 이 발명에 다른 엔코더에서 삽입되는 인식패턴의 일예도.2 is an example of a recognition pattern inserted in an encoder according to the present invention.

제3도는 제1도의 클럭위상 조정 및 기준신호 검출회로의 상세 블럭도.3 is a detailed block diagram of the clock phase adjustment and reference signal detection circuit of FIG.

제4도는 제2도에 따른 제3도의 출력파형도.4 is an output waveform diagram of FIG. 3 according to FIG.

제5도는 인식패턴 샘플링메 따른 파형도이다.5 is a waveform diagram according to a recognition pattern sampling method.

Claims (8)

아날로그 디지탈 변화기(ADC1)및 영상신호처리회로(10)가 구비되어 엔코딩시 특정한 패턴을 삽입시킨 영상신호를 디지탈 신호로 변환시켜 신호처리하는 시스템에 있어서, 상기 아날로그 디지탈 변환기(ADC1)에 연결되어 클럭(CLK)및 상관 검출 제어신호(LINE)에 따라 엔코딩시 삽입된 패턴에 따른 정확한 샘플링 포인트를 갖는 클럭을 출력하기 위해 패턴의 상관성을 검출하여 클럭위상을 조정하며, 상기 패턴을 판독하여 기준 신호를 발생시켜 상기 영상신호 처리회로(10)에서 그에 대응하는 신호처리를 수행하게 하는 클럭위상 조정 및 기준신호 검출회로(20)를 구비한 클럭위상 조정회로.An analog digital converter (ADC1) and an image signal processing circuit (10) are provided to convert a video signal into which a specific pattern is inserted during encoding and convert the signal into a digital signal, which is connected to the analog digital converter (ADC1) and clocked. (CLK) and the correlation detection control signal (LINE) in order to output a clock having the correct sampling point according to the inserted pattern when encoding, to adjust the clock phase by detecting the correlation of the pattern, and read the pattern to read the reference signal And a clock phase adjustment circuit and a reference signal detection circuit (20) for generating and causing the image signal processing circuit (10) to perform signal processing corresponding thereto. 제1항에 있어서, 상기 클럭위상 조정 및 기준신호 검출회로(20)는, 상관 검출제어신호(LINE)에 따라 엔코딩시 삽입된 패턴이 디코딩시 정확히 검출되는 경우 피크치를 출력하는 상관 검출부(21)와, 상기 상관검출부(21)에 연결되어 상기 상관 검출부(21)에서 출력되는 신호의 인접된 3픽셀 (A),(B),(C)간 및 포지티브 및 네가티브임계치(Th1),(Th2)간의 크기를 비교하는 비교부(22)와,상기 비교부(22)에 연결되어 비교부(22)의 출력의 포지티브 피크를 계수하여 클럭위상을 조정하는 클럭 다운 및 클럭 업 신호를 출력하는 포지티브 피크계수부(23)와, 상기 비교부(22)에 연결되어 비교부(22)출력의 네가티브 피크를 계수하여 기준신호(M1)및 처리모드 제어신호(M2),(M3)를 발생시켜 엔코딩시 삽입된 패턴에 따른 신호처리 방식의 정보를 출력하는 네가티브 피크계수부(24)와, 상기 포지티브 피크계수부(23)에 연결되어 상기 포지티브 피크계수부(23)의 클럭 다운 업 신호가 연속적으로 3번이상 입력될 경우 1번 클럭위상이 조정되도록 하는 클럭조정 제어부(25)와, 상기 클럭조정 제어부(25)에 연결되어 상기 클럭조정 제어부(25)의 출력에 따라 상기 아날로그 디지탈 변환기(ADC1)로 클럭위상 제어신호(PCLK)를 발생시켜 클럭위상이 맞도록 하는 클럭조정부(26)로 구비되는 클럭위상 조정회로.According to claim 1, wherein the clock phase adjustment and reference signal detection circuit 20, according to the correlation detection control signal (LINE), the correlation detection unit 21 for outputting a peak value when the pattern inserted during encoding is correctly detected at decoding And the adjacent three pixels (A), (B), and (C) of the signals connected to the correlation detector 21 and output from the correlation detector 21, and the positive and negative threshold values Th1 and Th2. A comparator 22 for comparing the magnitudes of the signals and a positive peak connected to the comparator 22 to count a positive peak of the output of the comparator 22 to adjust a clock phase and output a clock down and clock up signal; The encoder 23 is connected to the comparator 22 and counts negative peaks of the output of the comparator 22 to generate a reference signal M1 and a processing mode control signal M2, M3. A negative peak coefficient unit 24 for outputting information of a signal processing method according to the inserted pattern, and A clock adjustment control unit 25 connected to the positive peak coefficient unit 23 to adjust the clock phase 1 when the clock down up signal of the positive peak coefficient unit 23 is input three or more times in succession; A clock phase control signal PCLK generated by the analog digital converter ADC1 according to the output of the clock adjustment control unit 25 so that the clock phase is matched to the clock adjustment unit 26. Clock phase adjustment circuit provided. 제2항에 있어서, 상기 포지티브 임계치(Th2)는 포지티브 피크의 최대값보다 약간 작은 값으로 되는 클럭위상 조정회로.3. The clock phase adjustment circuit as set forth in claim 2, wherein said positive threshold (Th2) is a value slightly smaller than the maximum value of the positive peak. 제2항에 있어서, 상기 네가피 브임계치(Th2)는 네가티브 피크의 최대값보다 약간 큰 값으로 되는 클럭위상 조정회로.3. The clock phase adjustment circuit as set forth in claim 2, wherein said negative threshold value (Th2) becomes a value slightly larger than the maximum value of the negative peak. 제2항에 있어서, 상기 포지티브 피크계수부(23)상기 비교부(22)에서 출력되는 포지티브 피크중 일정수이상 인접된 3픽셀(A),(B),(C)의 관계가 A>로 될 경우 클럭 다운 신호를 발생시키고, 상기 비교부(22)에서 출력되는 포지티브 피크중 일정수이상 인접된 3픽셀(A),(B),(C)의 관계가 A〈 C로 될 경우 클럭 업신호를 발생시키는 클럭위상 조정회로.3. The relationship between the three positive pixels (A), (B), and (C) adjacent to a predetermined number of positive peaks output from the comparison unit 22 is A>. If the relationship between the three pixels (A), (B), (C) adjacent to a predetermined number or more of the positive peak output from the comparison unit 22 becomes A < Clock phase adjustment circuit for generating a signal. 제5항에 있어서, 상기 일정 이상은 엔코딩시 기본 패턴의 단위를 28비트로 할 경우 13변 이상을 의미하는 클럭위상 조정회로.The clock phase adjustment circuit according to claim 5, wherein the predetermined or more means 13 or more sides when the unit of the basic pattern is 28 bits when encoding. 제2항에 있어서, 상기 네가티브 피크계수부(24)는 인접된 3픽셀(A),(B),(C)중 B가 네가티브 임계치보다 작은 경우에만 네가티브 피크를 계수하는 클럭위상 조정회로.3. The clock phase adjustment circuit as set forth in claim 2, wherein said negative peak coefficient section (24) counts negative peaks only when B among adjacent three pixels (A), (B), and (C) is smaller than a negative threshold. 제2항에 있어서, 상기 클럭조정부(26)는 다수의 딜레이 소자를 이용하여 위상이 다른 여러개의 클럭을 만든 후 클럭위상 제어신호에 의해 적당한 클럭으로 출력하는 클럭위상 조정회로.The clock phase adjustment circuit according to claim 2, wherein the clock adjustment section (26) generates a plurality of clocks having different phases by using a plurality of delay elements and outputs them to a suitable clock by a clock phase control signal. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019920003181A 1992-02-28 1992-02-28 Clock phase adjustment circuit KR950001567B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019920003181A KR950001567B1 (en) 1992-02-28 1992-02-28 Clock phase adjustment circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019920003181A KR950001567B1 (en) 1992-02-28 1992-02-28 Clock phase adjustment circuit

Publications (2)

Publication Number Publication Date
KR930019018A true KR930019018A (en) 1993-09-22
KR950001567B1 KR950001567B1 (en) 1995-02-25

Family

ID=19329651

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920003181A KR950001567B1 (en) 1992-02-28 1992-02-28 Clock phase adjustment circuit

Country Status (1)

Country Link
KR (1) KR950001567B1 (en)

Also Published As

Publication number Publication date
KR950001567B1 (en) 1995-02-25

Similar Documents

Publication Publication Date Title
KR970060859A (en) Field synchronous signal detection circuit and method thereof
US8362933B2 (en) Time-to-digital converter and operating method
KR950001719A (en) Digital color signal processing circuit
US7336702B2 (en) Jitter detecting apparatus and phase locked loop using the detected jitter
KR950003027B1 (en) Apparatus for compensating phase difference
US4943977A (en) Correlation pulse generating circuit in a spread spectrum receiver
JP4297763B2 (en) Data slicer circuit, integrated circuit, and data detection method
US7782241B2 (en) Signal processing method and device, and analog/digital converting device
KR930019018A (en) Clock phase adjustment circuit
KR930015435A (en) Synchronous Detection Circuit of Digital Signal
JP3099312B2 (en) Phase detection circuit
KR930006696Y1 (en) Analog signal comparing circuit of image detect circuit
US5801560A (en) System for determining time between events using a voltage ramp generator
KR100215461B1 (en) Detecting device and method of synchronous signal
SU661830A1 (en) Erasure correction device
SU1125637A1 (en) Device for reading graphic information
JPS62245780A (en) Coding circuit
KR19990079358A (en) Offset Compensation Circuit of Analog / Digital Converter
JP3544596B2 (en) Bit skip detection method in synchro / digital converter
KR940020729A (en) Error handling circuit of digital audio infrared receiver
KR19980034053A (en) Analog to Digital Inverter
KR20000015458A (en) Analog/digital converter
KR930014490A (en) Conversion method by section of AC coefficient
KR970068573A (en) Method and apparatus for implementing soft filter of video recording apparatus
JPS63110858A (en) Ringer detecting device

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20030129

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee