KR930014507A - Image signal contour correction system - Google Patents

Image signal contour correction system Download PDF

Info

Publication number
KR930014507A
KR930014507A KR1019910024399A KR910024399A KR930014507A KR 930014507 A KR930014507 A KR 930014507A KR 1019910024399 A KR1019910024399 A KR 1019910024399A KR 910024399 A KR910024399 A KR 910024399A KR 930014507 A KR930014507 A KR 930014507A
Authority
KR
South Korea
Prior art keywords
output
delay unit
adder
image signal
inverter
Prior art date
Application number
KR1019910024399A
Other languages
Korean (ko)
Other versions
KR940000981B1 (en
Inventor
이건상
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019910024399A priority Critical patent/KR940000981B1/en
Publication of KR930014507A publication Critical patent/KR930014507A/en
Application granted granted Critical
Publication of KR940000981B1 publication Critical patent/KR940000981B1/en

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/20—Signal processing not specific to the method of recording or reproducing; Circuits therefor for correction of skew for multitrack recording

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Picture Signal Circuits (AREA)

Abstract

내용 없음No content

Description

영상신호 윤곽보정시스템Image signal contour correction system

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제1도는 본 발명 영상신호 윤곽보정시스템의 블록구성도.1 is a block diagram of the image signal contour correction system of the present invention.

제2도는 제1도에 도시한 회로의 각부 신호파형도.2 is a signal waveform diagram of each part of the circuit shown in FIG.

제3도는 연산전달컨덕턴스(OTA)를 이용하여 시간지연시스템을 구현한 실시예를 도시한 도면.FIG. 3 is a diagram illustrating an embodiment of implementing a time delay system using an operational transfer conductance (OTA). FIG.

제4도는 시간지연변화에 따른 윤곽보정변화를 보여주는 신호파형도이다.4 is a signal waveform diagram showing a change in contour correction according to a time delay change.

Claims (1)

입력되는 영상신호(VS)를 일정시간 지연시키는 제1지연부(1)와, 상기 영상신호(VS)를 위상반전시켜주는 인버터(IV1), 상기 제1지연부(1)의 출력과 인버터(IV1)의 출력을 가산하는 제1가산기(2a), 상기 제1지연부(1)의 출력을 일정시간 지연시키는 제2지연부(1'), 제2지연부(1')의 출력을 위상반전시켜주는 인버터(IV2), 인버터(IV2)의 출력과 상기 제1지연부(1')의 출력을 가산하는 제2가산기(2b), 제1,2가산기(2a,2b)의 출력을 가산하는 제3가산기(2c), 제3가산기(2c)의 출력을 증폭하는 증폭수단(3), 증폭수단(3)의 출력과 상기 제1지연부(1)의 출력을 가산하는 제4가산기(2d), 상기 제1, 제2지연부(1,1')의 지연시간을 조정하는 조정단자(X) 및 증폭수단(3)의 이득을 조절하는 레벨조정부(4)로 구성된 영상신호 윤곽보정시스템.A first delay unit 1 for delaying the input image signal VS for a predetermined time, an inverter IV 1 for inverting the phase of the video signal VS, an output of the first delay unit 1, and an inverter a first adder (2 a), the first delay unit (1) a second delay unit (1 '), a second delay unit (1') to output a predetermined time delay for adding the output of the (IV 1) Inverter IV 2 for reversing the output, second adder 2 b for adding the output of inverter IV 2 and the output of the first delay part 1 ′, and first and second adders 2 a a third adder (2 c, which adds the output of the 2 b)), the third adder amplifying means for amplifying the output of the (2 c) (3), amplifying means (3) output and the first delay unit (1 in To adjust the gain of the fourth adder ( 2d ) that adds the output of < RTI ID = 0.0 > (2) < / RTI > Image signal contour correction system composed of a level adjusting section (4). ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019910024399A 1991-12-26 1991-12-26 Figure correcting system for video signal KR940000981B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019910024399A KR940000981B1 (en) 1991-12-26 1991-12-26 Figure correcting system for video signal

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910024399A KR940000981B1 (en) 1991-12-26 1991-12-26 Figure correcting system for video signal

Publications (2)

Publication Number Publication Date
KR930014507A true KR930014507A (en) 1993-07-23
KR940000981B1 KR940000981B1 (en) 1994-02-07

Family

ID=19326035

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910024399A KR940000981B1 (en) 1991-12-26 1991-12-26 Figure correcting system for video signal

Country Status (1)

Country Link
KR (1) KR940000981B1 (en)

Also Published As

Publication number Publication date
KR940000981B1 (en) 1994-02-07

Similar Documents

Publication Publication Date Title
KR940005091A (en) Image signal synthesizing apparatus and method
KR910015188A (en) Sound effect device
KR910007344A (en) Video signal processing device
KR920001488A (en) Disc player
KR900002648A (en) Motion detection circuit
KR920001439A (en) Volume control circuit
KR860003704A (en) Video Signal Emphasis Circuit
KR890015501A (en) Digital filter which enabled video emphasis processing by mode switching
KR890001379A (en) Video signal processing method and converter for same
KR930014507A (en) Image signal contour correction system
KR920020840A (en) Circulating Digital Filter
KR920015738A (en) Addition circuit
KR890015244A (en) Digital clip circuit
KR910015191A (en) Sound effect device
KR890005609A (en) Antacid
KR920003769A (en) Surround control circuit
KR910021030A (en) Skew clamp circuit
KR950013020A (en) Dynamic Range Expansion Circuit for Audio Signals
KR920001981A (en) MUSE decoder still image system processing circuit
KR910008709A (en) Video noise reduction circuit
KR890015602A (en) Magnetic recording device
KR920011285A (en) Logical Comb Filter and Chroma Signal Separation Circuit
KR970076707A (en) An input selection circuit used in a radio frequency amplifier of a digital video disk system
KR910013859A (en) Image contour correction circuit
KR980004361A (en) De-emphasis filter circuit for digital / analog converter

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20070125

Year of fee payment: 14

LAPS Lapse due to unpaid annual fee