KR910013859A - Image contour correction circuit - Google Patents

Image contour correction circuit Download PDF

Info

Publication number
KR910013859A
KR910013859A KR1019890017920A KR890017920A KR910013859A KR 910013859 A KR910013859 A KR 910013859A KR 1019890017920 A KR1019890017920 A KR 1019890017920A KR 890017920 A KR890017920 A KR 890017920A KR 910013859 A KR910013859 A KR 910013859A
Authority
KR
South Korea
Prior art keywords
signal
delayed
correction circuit
output
contour correction
Prior art date
Application number
KR1019890017920A
Other languages
Korean (ko)
Inventor
김차배
Original Assignee
강진구
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 강진구, 삼성전자 주식회사 filed Critical 강진구
Priority to KR1019890017920A priority Critical patent/KR910013859A/en
Publication of KR910013859A publication Critical patent/KR910013859A/en

Links

Landscapes

  • Picture Signal Circuits (AREA)

Abstract

내용 없음.No content.

Description

화상의 윤곽 보정회로Image contour correction circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제1도는 본 발명의 회로도,1 is a circuit diagram of the present invention,

제3도는 본 발명의 개념도.3 is a conceptual diagram of the present invention.

Claims (3)

영상기기의 윤곽 보정 회로에 있어서, 입력 신호를 일차 지연시켜 지연되지 않은 입력신호와 연산시킨 후 진폭을 제한하여 출력시키는 제1보정수단과, 일차 지연된 신호를 이차 지연시켜 일차 지연된 신호와 연산시킨 후 진폭을 제한하여 출력시키는 제2보정 수단과, 상기 제1,2보정 수단의 출력신호를 가산시키는 제1가산수단과, 상기 제1가산 수단의 신호 출력과 일차 지연된 신호를 가산하여 출력시키는 제2가산 수단으로 구성된 화상의 윤곽 보정회로.In the contour correction circuit of a video device, a first delay means for firstly delaying an input signal to calculate an input signal that is not delayed and then outputting the signal with a limited amplitude, and then calculating the first delayed signal to a first delayed signal. Second correction means for limiting and outputting the amplitude, first adding means for adding the output signals of the first and second correction means, and second signal for adding and outputting the signal output and the first delayed signal of the first adding means. An outline correction circuit of an image composed of addition means. 제1항에 있어서, 제1보정 수단은 제1지연 라인(1)에서 일차 지연된 신호를 지연되지 않은 신호와 연산기(3)에서 연산시킨 후 출력을 일정하게 하는 리미터(5)를 통하여 출력되게 구성한 화상의 윤곽 보정회로.The method of claim 1, wherein the first correction means is configured such that the first delayed signal in the first delay line (1) is output through the limiter (5) for constant output after calculating the non-delayed signal with the operator (3). Image contour correction circuit. 제1항에 있어서, 제2보정 수단은 제1지연 라인(1)에서 일차 지연된 신호를 재2지연 라인(1)에서 이차 지연시킨 신호와 연산기(4)에서 연산시킨 후 출력을 일정하게 하는 리미터(6)를 통하여 출력되게 구성한 화상의 윤곽보정회로.2. The limiter according to claim 1, wherein the second correction means calculates the signal delayed first in the first delay line 1 and the signal delayed in the second delay line 1 by the operator 4 and the limiter for keeping the output constant. An outline correction circuit for an image configured to be output through (6). ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019890017920A 1989-12-02 1989-12-02 Image contour correction circuit KR910013859A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019890017920A KR910013859A (en) 1989-12-02 1989-12-02 Image contour correction circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019890017920A KR910013859A (en) 1989-12-02 1989-12-02 Image contour correction circuit

Publications (1)

Publication Number Publication Date
KR910013859A true KR910013859A (en) 1991-08-08

Family

ID=67661256

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019890017920A KR910013859A (en) 1989-12-02 1989-12-02 Image contour correction circuit

Country Status (1)

Country Link
KR (1) KR910013859A (en)

Similar Documents

Publication Publication Date Title
KR920700492A (en) Automatic Gain Control Based on Digital Signal Processor
KR910015188A (en) Sound effect device
KR910008964A (en) Frequency division circuits where the division ratio can be changed
KR880004680A (en) Image quality correction circuit
KR920001930A (en) Gradation Correction Device and Television Receiver
KR890011192A (en) Digital FM Demodulator
JPS5661011A (en) Reproduction circuit for angular modulation signal
KR910013859A (en) Image contour correction circuit
KR880002169A (en) A video signal recording /
KR920020840A (en) Circulating Digital Filter
KR850004006A (en) IF signal processing device
KR850000861A (en) Video signal processor
KR900019517A (en) Filter circuit
KR910009107A (en) Color signal enhancer
KR910015191A (en) Sound effect device
KR910006954A (en) Play FM signal processing circuit
KR890015602A (en) Magnetic recording device
KR930003687A (en) Video camera
KR860002205A (en) Color detection circuit
KR900015524A (en) Television's Vertical Contour Correction Circuit
KR910008709A (en) Video noise reduction circuit
KR870010530A (en) FM luminance signal demodulation device for video signal playback device
KR830005786A (en) Gradation correction device of video signal
KR850003491A (en) Video signal processing device
KR890013936A (en) Digital Contour Compensator

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
SUBM Submission of document of abandonment before or after decision of registration