KR930011715A - Interlaced / sequential scan switching circuit and method - Google Patents

Interlaced / sequential scan switching circuit and method Download PDF

Info

Publication number
KR930011715A
KR930011715A KR1019910021648A KR910021648A KR930011715A KR 930011715 A KR930011715 A KR 930011715A KR 1019910021648 A KR1019910021648 A KR 1019910021648A KR 910021648 A KR910021648 A KR 910021648A KR 930011715 A KR930011715 A KR 930011715A
Authority
KR
South Korea
Prior art keywords
pixels
pixel
interlaced
value
interpolated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
KR1019910021648A
Other languages
Korean (ko)
Other versions
KR0166713B1 (en
Inventor
주재홍
Original Assignee
강진구
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 강진구, 삼성전자 주식회사 filed Critical 강진구
Priority to KR1019910021648A priority Critical patent/KR0166713B1/en
Publication of KR930011715A publication Critical patent/KR930011715A/en
Application granted granted Critical
Publication of KR0166713B1 publication Critical patent/KR0166713B1/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/01—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Television Systems (AREA)

Abstract

본 발명은, TV의 주사방식을 비월주사에서 순차주사로 전환할 경우에 보간되는 라인의 화소값을 결정하는 비월/순차주사전환회로 및 그 방법에 관한 것으로, 보간하고자 하는 화소의 주변화소들을 추출하기 위한 주변화소추출수단과, 상기 추출된 주변화소들을 서로 비교하여 최소차이값을 갖는 한쌍의 주변화소를 검출하기 위한 검출수단과, 상기 검출된 한쌍의 화소와 전 필드의 화소의 중간값으로 보간될 화소의 값을 결정하는 중간값 연산수단으로 구성된다. 보간되는 화소의 값을 결정하는데 있어서, 보간될 화소주변에 있는 화소들 즉 경계면 정보를 이용하고, 그 값과 상관성이 많은 전 필드의 화소에 중간값을 취하여 보간함으로써 고화질의 화면을 구성할 수 있는 효과가 있다.The present invention relates to an interlaced / sequential scan switching circuit and a method for determining a pixel value of an interpolated line when the TV scanning method is switched from interlaced scanning to progressive scanning, and extracting peripheral pixels of pixels to be interpolated. Peripheral pixel extracting means for comparing the extracted peripheral pixels with each other and detecting means for detecting a pair of peripheral pixels having a minimum difference value, and interpolating between the detected pair of pixels and pixels of all the fields. Intermediate value calculating means for determining a value of a pixel to be used. In determining the value of the interpolated pixel, it is possible to compose a high-quality screen by using pixels around the pixel to be interpolated, that is, interface information, and interpolating by taking an intermediate value in all fields of the pixel having a high correlation with the value. It works.

Description

비월/순차주사전환회로 및 그 방법Interlaced / sequential scan switching circuit and method

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명에 따른 비월/순차주사전환회로도.1 is an interlaced / sequential scan switching circuit according to the present invention.

제2도는 본 발명의 보간될 화소와 그 주변화소들을 나타낸 표시도.2 is a display diagram showing a pixel to be interpolated and its surrounding pixels of the present invention.

제3도는 본 발명을 설명하기 위한 풀로우챠트.3 is a pull chart for explaining the present invention.

Claims (4)

제1및 제2입력단을 구비하여 비월주사방식의 영상신호를 순차주사로 변환하는 비월/순차주사전환회로에 있어서, 상기 제1입력단으로부터 비월주사방식의 영상신호를 인가받아 보간하고자 하는 화소에 대한 다수의 주변화소를 추출하기 위한 주변화소추출수단과, 상기 추출수단으로부터 인가되는 다수의 주변화소들중에서 최소차이값을 갖는 한쌍의 주변화소를 검출해내기 위한 검출수단과, 상기 검출수단으로부터 한쌍의 주변화소를 인가받아 상기 제2입력단으로부터 인가되는 전 필드의 화소와 중간값을 연산하여 출력단으로 공급하기 위한 중간값 연산수단을 포함하는 것을 특징으로 하는 비월/순차주사전환회로.An interlaced / sequential scan switching circuit having a first and a second input stage for converting an interlaced video signal into a sequential scan, wherein the interlaced video signal is applied from the first input terminal to the pixel to be interpolated Peripheral pixel extracting means for extracting a plurality of peripheral pixels, detection means for detecting a pair of peripheral pixels having a minimum difference value among the plurality of peripheral pixels applied from the extracting means, and a pair of pairs from the detecting means And an intermediate value calculating means for calculating a pixel and an intermediate value of all fields applied from the second input terminal to the output terminal by receiving a peripheral pixel. 제1항에 있어서, 주변화소추출수단은 인가되는 영상신호의 한 화소를 기준으로 시간적인 지연에 의해 다수의 주변화소들을 추출해내기 위한 지연수단을 포함하는 것을 특징으로 하는 비월/순차주사전환회로.2. The interlaced / sequential scan switching circuit according to claim 1, wherein the peripheral pixel extracting means includes delay means for extracting a plurality of peripheral pixels by a time delay with respect to one pixel of an image signal to be applied. 제2항에 있어서, 지연수단은 주변화소를 추출하기 위해 수직방향으로 지연하기 위한 라인지연기와, 수평방향으로 지연하기 위한 다수의 화소지연기를 포함하는 것을 특징으로 하는 비월/순차주사전환회로.3. The interlaced / sequential scan switching circuit according to claim 2, wherein the delay means includes a line delay for delaying in the vertical direction to extract peripheral pixels, and a plurality of pixel delays for delaying in the horizontal direction. 영상신호로부터 보간될 화소의 값을 결정하는 비월/순차주사전환방법에 있어서, 상기 영상신호를 인가받아 보간될 화소의 주변에 있는 다수의 화소들을 추출하는 단계, 추출된 다수의 화소들중 보간될 화소를 기준으로 서로 대칭되는 두 화소들의 차이값을 감산하여 최소차이값을 갖는 두 화소를 선택하는 단계, 및 선택된 두 화소와 보간될 화소 전 라인에 있는 화소의 중간값을 연산하여 보간될 화소의 값을 결정하는 단계를 포함하는 비월/순차주사전환방법.An interlaced / sequential scan switching method for determining a value of a pixel to be interpolated from an image signal, the method comprising: extracting a plurality of pixels around the pixel to be interpolated by receiving the image signal, wherein the plurality of extracted pixels are to be interpolated Selecting two pixels having a minimum difference value by subtracting a difference value between two symmetrical pixels based on the pixel; and calculating a median value of pixels on the line before all the pixels to be interpolated with the selected two pixels. Interlaced / sequential scan conversion method comprising the step of determining a value. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019910021648A 1991-11-29 1991-11-29 Interlace/non-interlace scanning transfer circuit and method thereof Expired - Fee Related KR0166713B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019910021648A KR0166713B1 (en) 1991-11-29 1991-11-29 Interlace/non-interlace scanning transfer circuit and method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910021648A KR0166713B1 (en) 1991-11-29 1991-11-29 Interlace/non-interlace scanning transfer circuit and method thereof

Publications (2)

Publication Number Publication Date
KR930011715A true KR930011715A (en) 1993-06-24
KR0166713B1 KR0166713B1 (en) 1999-03-20

Family

ID=19323809

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910021648A Expired - Fee Related KR0166713B1 (en) 1991-11-29 1991-11-29 Interlace/non-interlace scanning transfer circuit and method thereof

Country Status (1)

Country Link
KR (1) KR0166713B1 (en)

Also Published As

Publication number Publication date
KR0166713B1 (en) 1999-03-20

Similar Documents

Publication Publication Date Title
NL192176C (en) Television set operating with interlacing-free double scanning.
US4768092A (en) Image signal conversion device
KR910006293B1 (en) Television receiver
JPH0225179A (en) Method and apparatus for detecting movement
NL8204373A (en) COLOR TV WITH INTERLINATION-FREE MONITOR SCANNING.
KR900002655A (en) Interpolation Signal Generation Circuit
JP3398396B2 (en) Video signal processing circuit
EP0746154B1 (en) A subpicture signal vertical compression circuit
US5173774A (en) Dual purpose HDTV/NTSC receiver
KR970068492A (en) Video display device
KR930011715A (en) Interlaced / sequential scan switching circuit and method
KR100226836B1 (en) Apparatus for field format conversion
US5047849A (en) Image display apparatus with image turbulence suppression
KR100324752B1 (en) Format variation circuit for lcd television according to image type
JP2615706B2 (en) Double speed converter
KR950002387A (en) High definition video format conversion device and method
KR100628190B1 (en) How to convert color format of video data
KR970009068B1 (en) Pixel compensating device of the digital tv
KR100630923B1 (en) Video signal converter and video signal conversion method
KR100272080B1 (en) Circuit of signal conversion pc-tv
JP2923966B2 (en) High Definition Television Display
KR0176860B1 (en) Signal transformation device
JPS634781A (en) Action signal detecting circuit in digital television receiver
JP2600884B2 (en) Television receiver
KR920702147A (en) Signal processing system

Legal Events

Date Code Title Description
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19911129

PG1501 Laying open of application
A201 Request for examination
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19951023

Comment text: Request for Examination of Application

Patent event code: PA02011R01I

Patent event date: 19911129

Comment text: Patent Application

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 19980605

Patent event code: PE09021S01D

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 19980827

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 19980924

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 19980924

End annual number: 3

Start annual number: 1

PG1601 Publication of registration
PR1001 Payment of annual fee

Payment date: 20010830

Start annual number: 4

End annual number: 4

PR1001 Payment of annual fee

Payment date: 20020830

Start annual number: 5

End annual number: 5

PR1001 Payment of annual fee

Payment date: 20030829

Start annual number: 6

End annual number: 6

PR1001 Payment of annual fee

Payment date: 20040830

Start annual number: 7

End annual number: 7

PR1001 Payment of annual fee

Payment date: 20050830

Start annual number: 8

End annual number: 8

PR1001 Payment of annual fee

Payment date: 20060830

Start annual number: 9

End annual number: 9

FPAY Annual fee payment

Payment date: 20070830

Year of fee payment: 10

PR1001 Payment of annual fee

Payment date: 20070830

Start annual number: 10

End annual number: 10

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

Termination category: Default of registration fee

Termination date: 20090810