KR930006839Y1 - Emi preventing filter for surface mounting - Google Patents

Emi preventing filter for surface mounting Download PDF

Info

Publication number
KR930006839Y1
KR930006839Y1 KR2019900018415U KR900018415U KR930006839Y1 KR 930006839 Y1 KR930006839 Y1 KR 930006839Y1 KR 2019900018415 U KR2019900018415 U KR 2019900018415U KR 900018415 U KR900018415 U KR 900018415U KR 930006839 Y1 KR930006839 Y1 KR 930006839Y1
Authority
KR
South Korea
Prior art keywords
chip
ferrites
electrodes
filter
emi
Prior art date
Application number
KR2019900018415U
Other languages
Korean (ko)
Other versions
KR920010237U (en
Inventor
박일규
Original Assignee
삼성전기 주식회사
서주인
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전기 주식회사, 서주인 filed Critical 삼성전기 주식회사
Priority to KR2019900018415U priority Critical patent/KR930006839Y1/en
Publication of KR920010237U publication Critical patent/KR920010237U/en
Application granted granted Critical
Publication of KR930006839Y1 publication Critical patent/KR930006839Y1/en

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03HIMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H9/00Networks comprising electromechanical or electro-acoustic devices; Electromechanical resonators
    • H03H9/02Details
    • GPHYSICS
    • G12INSTRUMENT DETAILS
    • G12BCONSTRUCTIONAL DETAILS OF INSTRUMENTS, OR COMPARABLE DETAILS OF OTHER APPARATUS, NOT OTHERWISE PROVIDED FOR
    • G12B17/00Screening
    • G12B17/02Screening from electric or magnetic fields, e.g. radio waves

Landscapes

  • Physics & Mathematics (AREA)
  • Acoustics & Sound (AREA)
  • Shielding Devices Or Components To Electric Or Magnetic Fields (AREA)
  • Filters And Equalizers (AREA)

Abstract

내용 없음.No content.

Description

표면 실장용 EMI 방지 필터EMI Filters for Surface Mount

제1도는 종래의 EMI 방지 필터구조에 대한 설명도.1 is an explanatory diagram of a conventional EMI filter structure.

제2도는 본 고안인 표면 실장용 EMI 방지 필터의 구조에 대한 설명도.2 is an explanatory diagram of the structure of the EMI filter for surface mounting of the present invention.

제3도는 본 고안을 설명하기 위한 필터구조의 분해사시도.Figure 3 is an exploded perspective view of the filter structure for explaining the present invention.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

20 : 덮개부 22-26 : 가이드편20: cover 22-26: guide piece

28, 30 : 칩 페라이트 28a, 28b, 30a, 30b, 32a, 32b, 42, 44, 46 : 전극28, 30: chip ferrite 28a, 28b, 30a, 30b, 32a, 32b, 42, 44, 46: electrode

32 : 칩 커패시터 40 : 기판32: chip capacitor 40: substrate

본 고안은 디지탈 기기에서 PCB 패턴이나 I/O케이블 상의 신호에 포함된 고주파 노이즈 성분을 제거하기 위한 표면 실장용 EMI 방지 필터에 관한 것이다.The present invention relates to a surface mount EMI protection filter for removing high frequency noise components included in signals on PCB patterns or I / O cables in digital devices.

최근 디지탈 기기의 고속화에 따른 클럭신호 주파수의 증가로 인하여 발생되는 EMI(Electro Magnetic Interference : 전자파 장애)는 매우 심각한 문제점을 대두하고 있다.Recently, EMI (Electro Magnetic Interference) caused by an increase in clock signal frequency due to the increase in speed of digital devices has a serious problem.

통상 30MHz이하의 주파수 신호는 도전선로를 따라 전파되지만 30MHz이상의 주파수는 도전선로외에 공중을 타고 전파한다. 따라서 초고속 디지탈 기기의 I/O케이블을 통하여 흐르는 신호는 주변 기기에 불요복사하게 되므로 주변기기에서의 오동작을 유발하게 된다.Frequency signals below 30MHz normally propagate along the conductive line, but frequencies above 30MHz propagate in the air besides the conductive line. Therefore, the signal flowing through the I / O cable of the ultra-high speed digital device is unnecessary to the peripheral device, causing a malfunction in the peripheral device.

이러한 문제점을 해결하기 위해 지금까지는 제1도에서 도시하고 있는 바와같은 3단자형 노이즈 필터를 이용하여 신호속에 포함된 노이즈성분을 제거하고 있었다.To solve this problem, the noise component included in the signal has been removed so far by using a three-terminal noise filter as shown in FIG.

즉, 종래의 3단자형 노이즈 필터구조는, 페라이트 비드(14, 16)의 중공에 리이드(10)를 삽입하고, 상기 페라이트 비드(14, 16)사이의 리이드(10)와 양단부에 전극(12a, 12b)이 형성된 칩 커패시터(12)의 상부 전극(12a)을 솔더링하여 T형으로 구성함으로써, 입출력케이블에서 신호성분은 통과되고 노이즈 성분은 제거되게 하고 있었다.That is, in the conventional three-terminal noise filter structure, the lead 10 is inserted into the hollow of the ferrite beads 14 and 16, and the electrode 12a is disposed at both ends of the lead 10 between the ferrite beads 14 and 16. , The upper electrode 12a of the chip capacitor 12 having the 12b) formed thereon was formed in a T-shape so that the signal component was passed through the input / output cable and the noise component was removed.

그러나, 상기와 같은 종래의 필터는 리이드(10)를 포함하고 있기 때문에 리이드의 인덕턴스 성분에 의해 커패시터에 의한 노이즈 바이패스 효과를 충분히 살릴 수 없을 뿐만 아니라, 그라운드와의 연결이 리이드를 통하여 이루어지게 되므로 노이즈 감쇄효과가 충분하지 못한 단점을 지니고 있는 것이다.However, since the conventional filter as described above includes the lead 10, not only the noise bypass effect caused by the capacitor can be sufficiently utilized by the inductance component of the lead, but also the connection to the ground is made through the lead. The noise reduction effect is not enough.

본 고안은 상기한 바와같은 종래의 제반 문제점을 개선하기 위하여 안출된 것으로서 그 목적은 PCB방지필터의 표면실장이 가능하도록 하여 PCB기판에 장착시 작업성이 향상되고, 면전극의 접속에 따른 그라운드의 강화 및 노이즈 제거효과를 증대시킬 수 있는 표면실장용 EMI 방지 필터를 제공하는데 있다.The present invention was devised to improve the conventional problems as described above, and its purpose is to enable surface mounting of a PCB prevention filter, thereby improving workability when mounted on a PCB substrate, It is to provide EMI filter for surface mount which can enhance reinforcement and noise reduction effect.

이러한 본 고안 필터는 전극이 마련된 기판과, 상하단에 각각 전극이 마련된 한쌍의 칩 페라이트 및 칩 커패시터와, 상기 칩 페라이트 및 칩 커패시터의 상단 전극을 접속하며 양호한 작업성을 제공하기 위한 덮개부를 통하여 구현된다.The present invention filter is implemented through a substrate provided with an electrode, a pair of chip ferrites and chip capacitors provided with electrodes at upper and lower ends, and a cover part for connecting the upper electrodes of the chip ferrites and chip capacitors and providing good workability. .

이하 첨부된 도면에 기초하여 본 고안을 상세히 설명하면 다음과 같다.Hereinafter, the present invention will be described in detail with reference to the accompanying drawings.

제2도는 본 고안인 표면실장용 EMI 방지 필터의 가지에 대한 설명도이고, 제3도는 제2도의 분해사시도로서, 상, 하단에 전극(32a, 32b)이 형성된 칩 커패시터(32)의 좌, 우측으로 역시 상, 하단에 각각 전극(30a, 30b) 및 커패시터(32)의 하단전극(32b)과 칩 페라이트(30, 28)를 배치하고, 상기 칩 커패시터(32)의 하단전극(32b)과 칩 페라이트(30, 28)의 하단 전(30b, 32b)이 각각 접촉되는 기판(40)상에 전극(42, 44, 46)을 형성하여 이를 솔더링에 의해 기판(40)상에 고정토록 한다.FIG. 2 is an explanatory view of the branch of the EMI filter for surface mount according to the present invention, and FIG. 3 is an exploded perspective view of FIG. 2 and shows the left and right sides of the chip capacitor 32 having the electrodes 32a and 32b formed on the top and bottom thereof. The lower electrodes 32b and the chip ferrites 30 and 28 of the electrodes 30a and 30b and the capacitor 32 and the lower electrodes 32b of the chip capacitor 32 are disposed on the right and the lower sides, respectively. Electrodes 42, 44 and 46 are formed on the substrate 40 to which the lower ends 30b and 32b of the chip ferrites 30 and 28 are in contact with each other, and are fixed on the substrate 40 by soldering.

또한, 3쌍의 가이드편(22, 24, 26)이 수직방향으로 형성된 금속재의 덮개부를 마련하여 각 가이드편(22, 24, 26)에 칩 페라이트(30, 28) 및 칩 커패시터(32)의 상부를 위치시켜 솔더링에 의해 고정토록 하는 구성으로 이루어진다.In addition, three pairs of guide pieces 22, 24, and 26 are provided with a cover portion of a metal material formed in the vertical direction, so that the chip ferrites 30, 28 and the chip capacitor 32 are formed on the guide pieces 22, 24, and 26, respectively. The upper part is positioned to be fixed by soldering.

이와같은 구조로 구성된 본 고안의 작용 및 효과를 설명하면 다음과 같다.Referring to the operation and effects of the present invention composed of such a structure as follows.

즉, 제2도 및 제3도에 도시한 바와같이, 먼저 금속재의 덮개부(20)에 마련된 3쌍의 가이드 편(22, 24, 26)에 칩 패라이트(30, 28), 칩 커패시터(32), 칩 페라이트(28)를 위치시킨 다음 솔더링 작업을 실시한다.That is, as shown in FIG. 2 and FIG. 3, first, chip pairs 30, 28, and chip capacitors are provided on three pairs of guide pieces 22, 24, and 26 provided in the cover 20 of metal. 32), the chip ferrite 28 is placed and then soldered.

이것으로써 칩 페라이트(30, 28)에 의한 인덕턴스 성분 2개와 칩 커패시터(32)에 의한 용량 성분을 갖는 T형 EMI 방지용 필터가 구현된다.This implements a T-type EMI prevention filter having two inductance components by the chip ferrites 30 and 28 and a capacitance component by the chip capacitor 32.

그러나 이 자체만으로는 형태유지를 위한 기구적 안정도가 약하므로 파손의 우려가 존재한다.However, there is a fear of damage because this alone is weak mechanical stability for shape maintenance.

따라서 T형 필터를 이루고 있는 칩 페라치트(30, 28)와 칩 커패시터(32)의 하단전극(30b, 28b, 32b)을 기판(40)상의 전극(42, 44, 46)에 맞추어 놓고 솔더링을 함으로써, 안정된 구조의 표면실장을 EMI 방지 필터를 구현한다.Therefore, the chip ferrites 30 and 28 forming the T-type filter and the lower electrodes 30b, 28b and 32b of the chip capacitor 32 are aligned with the electrodes 42, 44 and 46 on the substrate 40 and soldered. Thus, the surface mount of the stable structure to implement the EMI filter.

상술한 바와같이 본 고안의 단자형 EMI필터는, 표면실장이 가능하게 됨에 따라 PCB기판에 장착시 작업성이 향상되고, 면 전극의 접속에 의한 커패시터의 그라운딩을 강화시킬 수 있게 된다. 이는 곧 L성분의 제거를 통하여 노이즈 제거효과를 증대시키게 되고, 또한 페라이트 비드와 리이드를 고정하기 위한 에폭시 몰딩작업이 필요없게 되는 우수한 효과가 나타나게 된다.As described above, the terminal-type EMI filter of the present invention can be surface-mounted, thereby improving workability when mounted on a PCB, and reinforcing the grounding of the capacitor by connection of a surface electrode. This increases the noise removal effect through the removal of the L component, and also shows an excellent effect that no epoxy molding work is required to fix the ferrite beads and the lead.

Claims (1)

EMI 방지용 페라이트 필터에 있어서, 상, 하단에 전극(32a, 32b)이 마련된 칩 커패시터(32)의 좌, 우측으로 역시 상, 하단에 전극(30a, 30b) 및 (28a, 28b)이 형성된 한쌍의 칩 페라이트(30, 28)를 배치하며, 그 상측으로 3개의 위치 결정용 수직가이드편(22, 24, 26)이 형성된 덮개부(20)를 마련하여 상기 칩 커패시터(32) 및 그 양측의 칩 페라이트(30, 28)의 상부가 수직 가이드편(22, 24, 26)에 솔더링으로 고정토록 되고, 상기 칩 커패시터(32) 및 칩 페라이트(30, 28)의 하측에는 전극(42, 44, 46)이 형성된 기판(40)을 설치하여 칩 커패시터(32)의 하단전극(32b)과 칩 페라이트(30, 28)의 하단전극(30b, 28b)이 기판(40)의 전극(42, 44, 46)상에 솔더링으로 고정토록 되는 것을 특징으로 하는 표면 실장용 EMI 방지 필터.In a ferrite filter for preventing EMI, a pair of upper and lower electrodes 30a, 30b and 28a, 28b are formed on the left and right sides of the chip capacitor 32 provided with the electrodes 32a, 32b at the upper and lower ends thereof. The chip ferrites 30 and 28 are disposed, and a lid portion 20 having three positioning vertical guide pieces 22, 24, and 26 formed thereon is provided thereon to provide the chip capacitor 32 and chips on both sides thereof. Upper portions of the ferrites 30 and 28 are fixed to the vertical guide pieces 22, 24 and 26 by soldering, and electrodes 42, 44 and 46 are disposed below the chip capacitor 32 and the chip ferrites 30 and 28. ) And the lower electrode 32b of the chip capacitor 32 and the lower electrodes 30b and 28b of the chip ferrites 30 and 28 are disposed on the substrate 40 having the substrate 40 formed thereon. EMI shielding filter for surface mounting, characterized in that fixed to the soldering).
KR2019900018415U 1990-11-28 1990-11-28 Emi preventing filter for surface mounting KR930006839Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019900018415U KR930006839Y1 (en) 1990-11-28 1990-11-28 Emi preventing filter for surface mounting

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019900018415U KR930006839Y1 (en) 1990-11-28 1990-11-28 Emi preventing filter for surface mounting

Publications (2)

Publication Number Publication Date
KR920010237U KR920010237U (en) 1992-06-17
KR930006839Y1 true KR930006839Y1 (en) 1993-10-07

Family

ID=19306019

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019900018415U KR930006839Y1 (en) 1990-11-28 1990-11-28 Emi preventing filter for surface mounting

Country Status (1)

Country Link
KR (1) KR930006839Y1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102624307B1 (en) * 2023-02-14 2024-01-11 주식회사 남부스톤 Stone with joint patterns and protrusions on the surface and its manufacturing method

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102624307B1 (en) * 2023-02-14 2024-01-11 주식회사 남부스톤 Stone with joint patterns and protrusions on the surface and its manufacturing method

Also Published As

Publication number Publication date
KR920010237U (en) 1992-06-17

Similar Documents

Publication Publication Date Title
US4796079A (en) Chip component providing rf suppression
EP1696559B1 (en) Noise filter mounting structure
EP0660649B1 (en) Mounting structure for electronic component
US4622527A (en) Isolation of RF signals in a RF shield aperture
KR20050027049A (en) Ultra-high-frequency notch filter
US6016083A (en) Electronic circuit apparatus for suppressing electromagnetic radiation
KR930006839Y1 (en) Emi preventing filter for surface mounting
KR0168961B1 (en) Saw line filter
US5812037A (en) Stripline filter with capacitive coupling structures
US4737597A (en) Shield case
JPH02268484A (en) Printed circuit board
JP2882994B2 (en) Printed board with capacitors mounted
US4757282A (en) Line filter
KR930006838Y1 (en) Cmi preventing filter for surface mounting
KR930003015Y1 (en) 3 port filter for preventing emi
DE2829515C2 (en) Circuit board for assemblies of telecommunications equipment
KR950001638Y1 (en) Surface mounting type emi filter
FI89230C (en) Ferrite component for mounting on a PCB and electrical circuit
JPH0218587Y2 (en)
KR0125416Y1 (en) 3 polar type emi protective filter
KR960005182Y1 (en) Chip type emi filter
GB2272108A (en) Removal of parasitic inductance in surface mounted assemblies
KR940005775Y1 (en) Electromagnetic interference filter
JPH05259688A (en) Printed circuit board
JPH0318111A (en) Fitting structure for chip type noise filter

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20020923

Year of fee payment: 10

LAPS Lapse due to unpaid annual fee