KR930003908U - Threshold circuit of image data - Google Patents

Threshold circuit of image data

Info

Publication number
KR930003908U
KR930003908U KR2019910011973U KR910011973U KR930003908U KR 930003908 U KR930003908 U KR 930003908U KR 2019910011973 U KR2019910011973 U KR 2019910011973U KR 910011973 U KR910011973 U KR 910011973U KR 930003908 U KR930003908 U KR 930003908U
Authority
KR
South Korea
Prior art keywords
image data
threshold circuit
threshold
circuit
image
Prior art date
Application number
KR2019910011973U
Other languages
Korean (ko)
Other versions
KR940001807Y1 (en
Inventor
정동구
Original Assignee
삼성항공산업 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성항공산업 주식회사 filed Critical 삼성항공산업 주식회사
Priority to KR2019910011973U priority Critical patent/KR940001807Y1/en
Publication of KR930003908U publication Critical patent/KR930003908U/en
Application granted granted Critical
Publication of KR940001807Y1 publication Critical patent/KR940001807Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/14—Picture signal circuitry for video frequency region
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733—Controllable logic circuits
    • H03K19/1737—Controllable logic circuits using multiplexers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Theoretical Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Analogue/Digital Conversion (AREA)
  • Picture Signal Circuits (AREA)
  • Manipulation Of Pulses (AREA)
KR2019910011973U 1991-07-29 1991-07-29 Video signal data circuit KR940001807Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019910011973U KR940001807Y1 (en) 1991-07-29 1991-07-29 Video signal data circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019910011973U KR940001807Y1 (en) 1991-07-29 1991-07-29 Video signal data circuit

Publications (2)

Publication Number Publication Date
KR930003908U true KR930003908U (en) 1993-02-26
KR940001807Y1 KR940001807Y1 (en) 1994-03-24

Family

ID=19317248

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019910011973U KR940001807Y1 (en) 1991-07-29 1991-07-29 Video signal data circuit

Country Status (1)

Country Link
KR (1) KR940001807Y1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100381372B1 (en) * 2001-06-15 2003-04-26 주식회사 엑스텔테크놀러지 Apparatus for feature extraction of speech signals

Also Published As

Publication number Publication date
KR940001807Y1 (en) 1994-03-24

Similar Documents

Publication Publication Date Title
DE69328656T2 (en) Image data processing
DE69331486D1 (en) Image data processing
DE69226734T2 (en) Video signal processing circuit
DE69331419D1 (en) Image data processing
DE69318930D1 (en) Image data processing
DE69129669D1 (en) Data playback circuit
DE69222106D1 (en) CIRCUIT FOR LIMITING DATA
DE69329413D1 (en) Image data processing
DE69317200T2 (en) Data processing circuit
DE69121732T2 (en) Image signal processing circuit
DE4207085B8 (en) Data read circuit
DE69418964T2 (en) Image signal improvement circuit
KR930003908U (en) Threshold circuit of image data
DE69323471D1 (en) Image data processing
GB2257599B (en) Recording/displayimg circuit of image data
DE69218692D1 (en) Information playback circuit
KR930015544U (en) Noise discrimination circuit of binary image data
KR930015978U (en) Data reading circuit
KR930003283U (en) Memory data processing circuit
KR910006560U (en) Text data recording control circuit of still video camera
KR930007386U (en) Video recording circuit
SE9103635D0 (en) COMPUTER CIRCUIT SHUTTER
KR920007261U (en) Limit circuit of vertical image
KR930005808U (en) Data conversion circuit
KR930012339U (en) Buffer circuit capable of operation

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20020228

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee