KR930001638U - Inverter's Met Time Generation Circuit - Google Patents

Inverter's Met Time Generation Circuit

Info

Publication number
KR930001638U
KR930001638U KR2019910009538U KR910009538U KR930001638U KR 930001638 U KR930001638 U KR 930001638U KR 2019910009538 U KR2019910009538 U KR 2019910009538U KR 910009538 U KR910009538 U KR 910009538U KR 930001638 U KR930001638 U KR 930001638U
Authority
KR
South Korea
Prior art keywords
inverter
generation circuit
time generation
met time
met
Prior art date
Application number
KR2019910009538U
Other languages
Korean (ko)
Other versions
KR960002914Y1 (en
Inventor
상두환
Original Assignee
엘지전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 엘지전자 주식회사 filed Critical 엘지전자 주식회사
Priority to KR2019910009538U priority Critical patent/KR960002914Y1/en
Publication of KR930001638U publication Critical patent/KR930001638U/en
Application granted granted Critical
Publication of KR960002914Y1 publication Critical patent/KR960002914Y1/en

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/135Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of time reference signals, e.g. clock signals
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
KR2019910009538U 1991-06-25 1991-06-25 Dead time generating circuit of inverter KR960002914Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019910009538U KR960002914Y1 (en) 1991-06-25 1991-06-25 Dead time generating circuit of inverter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019910009538U KR960002914Y1 (en) 1991-06-25 1991-06-25 Dead time generating circuit of inverter

Publications (2)

Publication Number Publication Date
KR930001638U true KR930001638U (en) 1993-01-21
KR960002914Y1 KR960002914Y1 (en) 1996-04-09

Family

ID=19315591

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019910009538U KR960002914Y1 (en) 1991-06-25 1991-06-25 Dead time generating circuit of inverter

Country Status (1)

Country Link
KR (1) KR960002914Y1 (en)

Also Published As

Publication number Publication date
KR960002914Y1 (en) 1996-04-09

Similar Documents

Publication Publication Date Title
DE69117008T2 (en) Inverter arrangement
DE69115552D1 (en) Reference generator
DE69119152T2 (en) Circuit arrangement
DE69118501T2 (en) Inverter arrangement
DE69218027D1 (en) Reference generator
DK0510614T3 (en) Generator
DE69330730D1 (en) Waveform generation circuit
GB2289137B (en) Second harmonic generation
KR930001638U (en) Inverter's Met Time Generation Circuit
DE69214478T3 (en) Ozone generation
DK0489194T3 (en) circuit Event
DE69132872D1 (en) 3 (5) -Hydrazinopyrazolverbindung
KR920015845U (en) Pulse generation circuit
KR930016774U (en) Inverter circuit
KR930022499U (en) Strobe generation circuit
KR930024506U (en) 2's complement conversion circuit
KR910021179U (en) Pulse generation circuit
KR920020239U (en) D-RAMCELL's access circuit
KR900013070U (en) VT's auxiliary reel pulse generation circuit
KR920013977U (en) Inverter current limiting circuit
NO914551D0 (en) GENERATOR
KR950021816U (en) Anti-glitch circuit for the counter's carry output
KR920022288U (en) Pulse generation circuit
KR930016692U (en) Pulse generation circuit
KR920013088U (en) Time information generation circuit

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20060331

Year of fee payment: 11

EXPY Expiration of term