KR930000481B1 - High-speed electronic circuit having cascode configuration - Google Patents

High-speed electronic circuit having cascode configuration

Info

Publication number
KR930000481B1
KR930000481B1 KR8970549A KR890700549A KR930000481B1 KR 930000481 B1 KR930000481 B1 KR 930000481B1 KR 8970549 A KR8970549 A KR 8970549A KR 890700549 A KR890700549 A KR 890700549A KR 930000481 B1 KR930000481 B1 KR 930000481B1
Authority
KR
South Korea
Prior art keywords
electronic circuit
speed electronic
cascode configuration
cascode
configuration
Prior art date
Application number
KR8970549A
Other languages
Korean (ko)
Inventor
Hiroshi Hamano
Izumi Amemiya
Takuchi Yamamoto
Hiro Kitasagami
Takeshi Ihara
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from PCT/JP1988/000758 external-priority patent/WO1989001262A2/en
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Application granted granted Critical
Publication of KR930000481B1 publication Critical patent/KR930000481B1/en

Links

KR8970549A 1987-07-29 1989-03-29 High-speed electronic circuit having cascode configuration KR930000481B1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP18984887 1987-07-29
JP19104087 1987-07-30
PCT/JP1988/000758 WO1989001262A2 (en) 1987-07-29 1988-07-28 High-speed electronic circuit having a cascode configuration

Publications (1)

Publication Number Publication Date
KR930000481B1 true KR930000481B1 (en) 1993-01-21

Family

ID=27305684

Family Applications (1)

Application Number Title Priority Date Filing Date
KR8970549A KR930000481B1 (en) 1987-07-29 1989-03-29 High-speed electronic circuit having cascode configuration

Country Status (1)

Country Link
KR (1) KR930000481B1 (en)

Similar Documents

Publication Publication Date Title
GB2208144B (en) Buffer circuit
GB8721695D0 (en) Circuit boards
KR970008792B1 (en) Transconductance circuit
GB9119000D0 (en) Buffer circuit
GB8725455D0 (en) Circuit arrangement
GB8826995D0 (en) Circuit for reducing noise
GB8811699D0 (en) Buffer circuit
GB2208044B (en) An improved circuit board
GB2207319B (en) Buffer circuit
GB8826997D0 (en) Circuit for reducing noise
GB2209447A (en) Circuit for reducing noise
KR910006509B1 (en) Schmittriger circuit
GB8808286D0 (en) Circuit arrangement
GB8702786D0 (en) Circuit
DE3854617D1 (en) ELECTRONIC HIGH-SPEED CIRCUIT IN CASCODE CONFIGURATION.
GB8807986D0 (en) Improved electronic camera-processing circuit
GB8707929D0 (en) Printed circuit boards
GB2212019B (en) Translator circuit
GB8704499D0 (en) Circuit arrangement
GB8730137D0 (en) Amplifier circuit arrangement
KR930000481B1 (en) High-speed electronic circuit having cascode configuration
GB2207558B (en) Printed circuit boards
GB2207316B (en) Integrated circuit
GB8703769D0 (en) Circuit
GB8703259D0 (en) Circuit board

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20040109

Year of fee payment: 12

LAPS Lapse due to unpaid annual fee