KR920022730A - 3-pin Morse Ringer - Google Patents

3-pin Morse Ringer Download PDF

Info

Publication number
KR920022730A
KR920022730A KR1019910009087A KR910009087A KR920022730A KR 920022730 A KR920022730 A KR 920022730A KR 1019910009087 A KR1019910009087 A KR 1019910009087A KR 910009087 A KR910009087 A KR 910009087A KR 920022730 A KR920022730 A KR 920022730A
Authority
KR
South Korea
Prior art keywords
pin
ringer
morse
voltage
circuit
Prior art date
Application number
KR1019910009087A
Other languages
Korean (ko)
Other versions
KR940009769B1 (en
Inventor
김용훈
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019910009087A priority Critical patent/KR940009769B1/en
Publication of KR920022730A publication Critical patent/KR920022730A/en
Application granted granted Critical
Publication of KR940009769B1 publication Critical patent/KR940009769B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04M—TELEPHONIC COMMUNICATION
    • H04M1/00—Substation equipment, e.g. for use by subscribers

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Devices For Supply Of Signal Current (AREA)

Abstract

내용 없음.No content.

Description

3핀 모오스형 링거3-pin Morse Ringer

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도는 본 발명 3핀 MOS형 링거의 블럭도,2 is a block diagram of a 3-pin MOS ringer of the present invention;

제3도는 전압 히스테리시스 법위 신호 발생회로와 변형된 MOS형 신호기의 전압 제어회로의 블럭도,3 is a block diagram of a voltage hysteresis law signal generating circuit and a voltage control circuit of a modified MOS type signal generator;

제5도는 본 발명 3핀 MOS형 링거의 실시예,5 is an embodiment of the 3-pin MOS ringer of the present invention,

제6도는 본 발명의 동작 타이밍 다이어그램.6 is an operation timing diagram of the present invention.

Claims (3)

프로세스에 독립한 비교기를 이용한 발진회로(100)와 분주기(200)와 카운터(300), 전압 히스테리시스 범위 신호 발생회로(400) 및 변형된 모오스형 신호기의 전압제어회로(500)로 구성되어 핀수가 적은 것을 특징으로 하는 3핀 모오스형 링거.Oscillation circuit 100, frequency divider 200, counter 300, voltage hysteresis range signal generation circuit 400, and voltage control circuit 500 of modified MOS type signal are used. 3-pin Morse type ringer characterized by a small number. 제1항에 있어서, 비교기를 이용한 발진회로(100)를 칩에 내장하여 동작전압이 변하여도 주파수 편차가 거의 없도록 한 것을 특징으로 하는 3핀 모오스형 링거.The 3-pin Morse type ringer according to claim 1, wherein an oscillation circuit (100) using a comparator is embedded in the chip so that there is almost no frequency variation even when the operating voltage changes. 제1항에 있어서, 변형된 모오스형 신호기의 전압제어 회로(500)는 전압 히스테리시스 범위 신호 발생회로(400)와 동일한 전압 비교기를 이용하여 Tapping 불량을 제어하기 위한 Current Path Enable(CPEN)을 제공하는데 있어 Vref=Vtgl이 되도록 트리거 전압레벨 결정회로 저항 R1=R1P,R36;3P를 설정한 것을 특징으로 하는 3핀 모오스형 링거.The method of claim 1, wherein the voltage control circuit 500 of the modified Morse-type signaling device provides a current path enable (CPEN) for controlling a Tapping failure by using the same voltage comparator as the voltage hysteresis range signal generation circuit 400 There V ref = V tgl is such that the trigger voltage level determination circuit resistance R 1 = R 1P, R 3 6; three-pin Mohs, characterized in that setting the ringer 3P. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019910009087A 1991-05-31 1991-05-31 Three-pin mos type ringer KR940009769B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019910009087A KR940009769B1 (en) 1991-05-31 1991-05-31 Three-pin mos type ringer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910009087A KR940009769B1 (en) 1991-05-31 1991-05-31 Three-pin mos type ringer

Publications (2)

Publication Number Publication Date
KR920022730A true KR920022730A (en) 1992-12-19
KR940009769B1 KR940009769B1 (en) 1994-10-17

Family

ID=19315313

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910009087A KR940009769B1 (en) 1991-05-31 1991-05-31 Three-pin mos type ringer

Country Status (1)

Country Link
KR (1) KR940009769B1 (en)

Also Published As

Publication number Publication date
KR940009769B1 (en) 1994-10-17

Similar Documents

Publication Publication Date Title
KR910016133A (en) Semiconductor integrated circuit
KR930020841A (en) Clock generator
KR870009238A (en) High voltage detection circuit
KR910002065A (en) Circuit Limiting Internal Current in High-Speed, High Potential Power Switches
KR900015423A (en) Switch mode switching circuit
KR900013523A (en) Semiconductor memory
KR890015507A (en) Power supply voltage rise detection circuit
KR910010861A (en) Switching device
KR900019315A (en) Voltage level switching circuit
KR890007430A (en) Output circuit of semiconductor device
KR920022730A (en) 3-pin Morse Ringer
FR2668257A1 (en) TWO WIRE TYPE DETECTOR WITH REGULATED VOLTAGE.
KR870005511A (en) Thermal protection circuit
US4048571A (en) Frequency doubler
KR970029744A (en) Reference voltage generator
KR910001242A (en) Power unit ignition
KR890016571A (en) Voltage Reference Circuit Using Charge-Up and Discharge-Up Circuitry
KR910008924A (en) Output voltage supply circuit and variable voltage generation method
KR920017441A (en) Vertical deflection circuit
KR910018668A (en) Internal combustion engine ignition
KR930010673A (en) Level Detector Control Circuit for Vpp Generator
KR890013889A (en) Startup Circuit of Initial Voltage Variable Ringer Line Integrated Circuits
KR970017592A (en) Internal power supply voltage generation circuit of semiconductor device
KR900019025A (en) Back bias voltage generation circuit
KR920013926A (en) Current regulation oscillator circuit

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20010906

Year of fee payment: 8

LAPS Lapse due to unpaid annual fee