KR920019187A - Digital signal coding device - Google Patents

Digital signal coding device Download PDF

Info

Publication number
KR920019187A
KR920019187A KR1019920004796A KR920004796A KR920019187A KR 920019187 A KR920019187 A KR 920019187A KR 1019920004796 A KR1019920004796 A KR 1019920004796A KR 920004796 A KR920004796 A KR 920004796A KR 920019187 A KR920019187 A KR 920019187A
Authority
KR
South Korea
Prior art keywords
band
level
digital signal
allowable noise
critical
Prior art date
Application number
KR1019920004796A
Other languages
Korean (ko)
Other versions
KR100233762B1 (en
Inventor
겐조 아까기리
교야 쯔쯔이
Original Assignee
오가 노리오
니 가부시끼가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 오가 노리오, 니 가부시끼가이샤 filed Critical 오가 노리오
Publication of KR920019187A publication Critical patent/KR920019187A/en
Application granted granted Critical
Publication of KR100233762B1 publication Critical patent/KR100233762B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/01—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level

Abstract

내용 없음No content

Description

디지털 신호 부호화 장치Digital signal encoding device

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명의 1실시예의 디지탈 신호부호화 장치의 개략 구성을 도시하는 블록 회로도,1 is a block circuit diagram showing a schematic configuration of a digital signal encoding apparatus according to an embodiment of the present invention;

제2도는 상기 실시예에 있어서의 분할 대역 및 각 대역에서의 시간측 방향의 블록화의 구체예를 도시하는 도면.FIG. 2 is a diagram showing a specific example of the division bands in the above embodiment and the blocking in the temporal direction in each band. FIG.

제3도는 상기 실시예의 엔코딩 동작의 요부를 설명하기 위한 플로우 챠트.3 is a flowchart for explaining a main part of the encoding operation of the embodiment.

Claims (1)

주파수 축상의 입력 신호를 임계 대역에 각각 분할해서 각 임계저역 마다 허용 잡음 레벨에 의거해서 비트수를 적응적으로 할당해서 부호화를 행하는 디지털 신호 부호화 장치이며, 상기 임계 대역 내에서 이미 얻어지고 있는 허용 잡음 레벨을 최소 가청 레벨과 비교하여 최소 가청 레벨이 낮을 때는 플래그를 세우도록 하고, 복호화시에는 상기 플래그가 서 있는 임계 대역에서의 허용 잡음 레벨로서 상기 임계 대역을 더욱 작은 영역으로 분활하고 이것들의 소분할 대역 마다의 최소 가청 레벨을 부여해서 각 소분할 대역의 허용 잡음 레벨로 하는 것을 특징으로 하는 디지털 신호 부호화 장치.A digital signal encoding apparatus for dividing an input signal on a frequency axis into a critical band and adaptively allocating a number of bits based on an allowable noise level for each critical low band to perform encoding, wherein the allowable noise already obtained within the critical band. The level is compared with the minimum audible level so that a flag is set when the minimum audible level is low, and during decoding, the threshold band is divided into smaller regions as allowable noise levels in the critical band where the flag stands, and the subdivision thereof is performed. A digital signal coding apparatus characterized by providing a minimum audible level for each band to allow an allowable noise level for each subdivided band. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019920004796A 1991-03-30 1992-03-25 Coding apparatus for digital signal KR100233762B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP91-092741 1991-03-30
JP3092741A JP3070123B2 (en) 1991-03-30 1991-03-30 Digital signal encoding apparatus and method

Publications (2)

Publication Number Publication Date
KR920019187A true KR920019187A (en) 1992-10-22
KR100233762B1 KR100233762B1 (en) 1999-12-01

Family

ID=14062844

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920004796A KR100233762B1 (en) 1991-03-30 1992-03-25 Coding apparatus for digital signal

Country Status (2)

Country Link
JP (1) JP3070123B2 (en)
KR (1) KR100233762B1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0836399A (en) * 1994-07-21 1996-02-06 Sony Corp Processing device for audio coded data

Also Published As

Publication number Publication date
JP3070123B2 (en) 2000-07-24
KR100233762B1 (en) 1999-12-01
JPH04304013A (en) 1992-10-27

Similar Documents

Publication Publication Date Title
KR920019106A (en) Digital signal coding device
KR910005591A (en) Adaptive Quantization Coder
KR910003955A (en) Signal encoding device
ATE190446T1 (en) INTEGRATED SIGNALING
KR920702121A (en) Encoding / Decoding Devices and Their Communication Networks
KR920011272A (en) Variable Length Coding Device
KR960039996A (en) Blocking Effect Elimination Circuit in Video Signal Coding / Decoding
KR960020508A (en) Variable length coder and decoder using codeword reassignment
KR970014342A (en) Encoding and decoding device for RLL code data
KR920019187A (en) Digital signal coding device
KR980006870A (en) Variable code rate fundamental
KR920009094A (en) Digital signal processing device
ATE16227T1 (en) DYNAMIC SCRAMBLING THROUGH PHASE CHANGE.
KR910005690A (en) Image data coding device
KR840006113A (en) Logic Method
KR930017446A (en) Motion picture signal coding device
KR840007340A (en) Digital data receiver
KR970055599A (en) Transmission data organization
JPS53139426A (en) Decoding device
JPS5745795A (en) Scanning device
KR940020707A (en) High efficiency coding equipment
KR950035103A (en) Multichannel Audio Masking Processing Unit
KR930005381A (en) High efficiency coding device and decoding device
KR920019110A (en) Digital signal coding device
KR930005379A (en) Highly efficient coding method and apparatus for digital data

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20110905

Year of fee payment: 13

EXPY Expiration of term