KR920015896U - 위상동기회로 - Google Patents
위상동기회로Info
- Publication number
- KR920015896U KR920015896U KR2019910001360U KR910001360U KR920015896U KR 920015896 U KR920015896 U KR 920015896U KR 2019910001360 U KR2019910001360 U KR 2019910001360U KR 910001360 U KR910001360 U KR 910001360U KR 920015896 U KR920015896 U KR 920015896U
- Authority
- KR
- South Korea
- Prior art keywords
- synchronization circuit
- phase synchronization
- phase
- circuit
- synchronization
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
- H03L7/193—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number the frequency divider/counter comprising a commutable pre-divider, e.g. a two modulus divider
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR2019910001360U KR930005441Y1 (ko) | 1991-01-30 | 1991-01-30 | 위상동기회로 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR2019910001360U KR930005441Y1 (ko) | 1991-01-30 | 1991-01-30 | 위상동기회로 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR920015896U true KR920015896U (ko) | 1992-08-17 |
| KR930005441Y1 KR930005441Y1 (ko) | 1993-08-16 |
Family
ID=19310368
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR2019910001360U KR930005441Y1 (ko) | 1991-01-30 | 1991-01-30 | 위상동기회로 |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR930005441Y1 (ko) |
-
1991
- 1991-01-30 KR KR2019910001360U patent/KR930005441Y1/ko not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| KR930005441Y1 (ko) | 1993-08-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE69227608D1 (de) | Veränderliche Taktteilerschaltung | |
| DE69206651T2 (de) | Schaltungsanordnung | |
| DE69213986D1 (de) | Schaltungsanordnung | |
| DE69316157T2 (de) | Phasensynchronisierungsschaltungen | |
| DE69332333T2 (de) | Synchronisierungsschaltung | |
| DE69216663D1 (de) | Schaltkreis | |
| DE69229668D1 (de) | Synchrone Schaltung | |
| DE69119345T2 (de) | Synchronisierungsschaltung | |
| DE69120244T2 (de) | Synchronisierschaltung | |
| DE69215945D1 (de) | Synchronisationstaktgenerator | |
| DE69429583D1 (de) | Synchronisierungsschaltungsanordnung | |
| FR2647984B1 (fr) | Circuit dephaseur ameliore | |
| NO930097L (no) | Synkroniserende delekrets | |
| DE59107631D1 (de) | Oszillatorschaltung | |
| DE69114624T2 (de) | Synchronisierungsschaltung. | |
| DE69129676D1 (de) | Synchronisierschaltung | |
| DE69215149D1 (de) | Vertikalsynchronisationsschaltung | |
| KR920015896U (ko) | 위상동기회로 | |
| KR930005800U (ko) | 위상동기 루프회로 | |
| KR920001579U (ko) | 디지탈 위상 동기 회로 | |
| KR930003793U (ko) | 대역가변 dpll회로 | |
| KR920020384U (ko) | 분주회로 | |
| KR940018178U (ko) | 클럭 동기회로 | |
| DE69320616T2 (de) | Synchronisierungsschaltung | |
| KR920014074U (ko) | 위상 제어 회로 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| E902 | Notification of reason for refusal | ||
| E701 | Decision to grant or registration of patent right | ||
| REGI | Registration of establishment | ||
| FPAY | Annual fee payment |
Payment date: 20030730 Year of fee payment: 11 |
|
| LAPS | Lapse due to unpaid annual fee |