KR920015754A - Carrier regeneration circuit - Google Patents

Carrier regeneration circuit Download PDF

Info

Publication number
KR920015754A
KR920015754A KR1019910001884A KR910001884A KR920015754A KR 920015754 A KR920015754 A KR 920015754A KR 1019910001884 A KR1019910001884 A KR 1019910001884A KR 910001884 A KR910001884 A KR 910001884A KR 920015754 A KR920015754 A KR 920015754A
Authority
KR
South Korea
Prior art keywords
signal
output
inputting
channel
channel signal
Prior art date
Application number
KR1019910001884A
Other languages
Korean (ko)
Other versions
KR950007968B1 (en
Inventor
임수빈
Original Assignee
정용문
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 정용문, 삼성전자 주식회사 filed Critical 정용문
Priority to KR1019910001884A priority Critical patent/KR950007968B1/en
Publication of KR920015754A publication Critical patent/KR920015754A/en
Application granted granted Critical
Publication of KR950007968B1 publication Critical patent/KR950007968B1/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/06Receivers
    • H04B1/16Circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)

Abstract

내용 없음No content

Description

반송파 재생회로Carrier regeneration circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도는 제1도의 고정검출회로를 확대 도시한 블럭도. 제3도는 본 발명에 따른 반송파재생회로의 블럭도. 제4도는 제3도의 오고정검출회로를 확대 도시한 블럭도.2 is an enlarged block diagram of the fixed detection circuit of FIG. 3 is a block diagram of a carrier reproduction circuit according to the present invention. FIG. 4 is an enlarged block diagram of the misalignment detection circuit of FIG.

Claims (2)

전송된 신호를 수신하는 입력부(10)와 ; 상기 입력부(10)로 인가된 변조신호를 기저대역으로 천이시켜 I-채널신호와 Q-채널신호로 분리하는 채널분리수단과 ; 상기 I-채널신호 및 Q-채널신호를 입력으로 하는 제3혼합기(20)와 ; 상기 I-채널신호 및 Q-채널신호를 입력으로 하는 AFC수단(21)과 ; 상기 I-채널신호 및 Q-채널신호를 입력으로 하여 고정검출신호(S1)를출력하는 고정검출회로(29)와 ; 상기 제3혼합기(20)의 출력신호를 필터링하는 제1루프필터수단(18)과 ; 상기 AFC수단(21)의 출력신호를 필터링하는 제2루프필터수단(19)과 ; 상기 제2루프필터수단(19)의 출력에 결합에 스위치수단(26)과 ; 상기제1루프필터수단(18)의 출력신호 또는 상기 스위치수단(26)의 출력신호에 의해 제어되어 상기 국부반송파를 출력하는 VCO수단(16)를 구비한 반송파재생회로에 있어서, 상기 제3혼합기(20)의 출력에 결합되어 오고정방지를 위한 오고정검출신호(S2)를 출력하는 오고정검출수단(30)과 ; 상기 고정검출신호(S1)와 상기 오고정검출신호(S2)를 입력으로 하여 상기 스위치수단(26)을 제어하는 신호(S3)를 출력하는 제2논리합회로(28)를 포함하는 것을 특징으로 하는 반송파재생회로.An input unit 10 for receiving the transmitted signal; Channel separation means for shifting the modulated signal applied to the input unit 10 to a baseband and separating the modulated signal into an I-channel signal and a Q-channel signal; A third mixer (20) for inputting the I-channel signal and the Q-channel signal; AFC means 21 for inputting the I-channel signal and the Q-channel signal; A fixed detection circuit 29 for outputting a fixed detection signal S1 by inputting the I-channel signal and the Q-channel signal; First loop filter means (18) for filtering the output signal of the third mixer (20); Second loop filter means (19) for filtering the output signal of said AFC means (21); Switch means (26) coupled to the output of said second loop filter means (19); In a carrier reproducing circuit having a VCO means (16) which is controlled by an output signal of said first loop filter means (18) or an output signal of said switch means (26) to output said local carrier, said third mixer A misalignment detecting means 30 which is coupled to the output of 20 and outputs a misfix detection signal S2 for miscomposition prevention; And a second logic circuit 28 for outputting a signal S3 for controlling the switch means 26 by inputting the fixed detection signal S1 and the fixed detection signal S2. Carrier regeneration circuit. 제1항에 있어서, 상기 오고정검출수단(30)이 상기 제3혼합기(20)의 출력에 병렬로 결합되어 입력되는 고조파신호의 각 해당되는 성분만이 통과되도록 필터링하는 n개의 대역필터수단(BPF1, BPF2, …, BPFn)과 ; 상기 n개의 대역필터수단의 출력에 각각 결합되어 필터링된 각 고주파성분의 진폭크기를 검출하는 n개의 포락선검파수단(ED1, ED2, …, EDn)과 ; 상기 n개의 포락선검출수단의 출력에 각각 결합되고 비반전단자로 입력되는 각 포락선검파수단의 출력신호와 반전단자에 인가된각 기준전압(Ref1, Ref2, …, Refn)을 비교연산하여 그 결과를 출력하는 n개의 비교수단(COM1, COM2, …, COMn)과 ; 상기n개의 비교수단으로부터 출력되는 n개의 신호를 입력으로 하여 오고정검출신호(S2)를 출력하는 제1논리합회로(27)를 포함하는 것을 특징으로 하는 반송파재생회로.According to claim 1, wherein the miscellaneous fixed means 30 is coupled in parallel to the output of the third mixer 20, n band filter means for filtering so that each corresponding component of the harmonic signal input ( BPF1, BPF2, ..., BPFn); N envelope detection means (ED1, ED2, ..., EDn) which are respectively coupled to the outputs of said n band filter means and detect amplitude magnitude of each filtered high frequency component; Comparing the output signal of each envelope detecting means coupled to the outputs of the n envelope detecting means and input to the non-inverting terminal and the respective reference voltages Ref1, Ref2, ..., Refn applied to the inverting terminal, the result is compared. N comparison means (COM1, COM2, ..., COMn) to output; And a first logic sum circuit (27) for inputting n signals output from the n comparison means and outputting a fixed detection signal (S2). ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019910001884A 1991-01-31 1991-01-31 The reflection wave regenerating circuit KR950007968B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019910001884A KR950007968B1 (en) 1991-01-31 1991-01-31 The reflection wave regenerating circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910001884A KR950007968B1 (en) 1991-01-31 1991-01-31 The reflection wave regenerating circuit

Publications (2)

Publication Number Publication Date
KR920015754A true KR920015754A (en) 1992-08-27
KR950007968B1 KR950007968B1 (en) 1995-07-21

Family

ID=19310728

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910001884A KR950007968B1 (en) 1991-01-31 1991-01-31 The reflection wave regenerating circuit

Country Status (1)

Country Link
KR (1) KR950007968B1 (en)

Also Published As

Publication number Publication date
KR950007968B1 (en) 1995-07-21

Similar Documents

Publication Publication Date Title
KR880002321A (en) Time constant automatic adjustment circuit of filter circuit
KR890006006A (en) High frequency signal receiver
KR850003644A (en) Frequency detector
KR830008566A (en) Receiver for receiving carrier frequency or phase modulated AM signal
KR940023081A (en) Induction circuit of one or more quality signals depending on the quality of the received signal
KR900002648A (en) Motion detection circuit
KR900001125A (en) FM receiver automatic frequency control
KR840006588A (en) Audio Information Detection Device
KR860007660A (en) Noise reduction circuit
KR970055330A (en) AM radio receiver
KR850005044A (en) Synchronous demodulator for amplitude modulated signal
KR920015754A (en) Carrier regeneration circuit
KR880006911A (en) Direct mixed synchronous receiver
KR890016850A (en) Mode discrimination circuit
KR900006953A (en) Magnetic regeneration device
KR910006964A (en) Noise Reduction Circuit
KR950007290A (en) Frequency demodulation circuit
KR950001703A (en) VTR signal processing circuit
KR850004006A (en) IF signal processing device
KR870002704A (en) Single System AM Stereo Decoder IC Custom Multi-System AM Stereo Receiver
KR900005815A (en) Luminance and Color Signal Separation Circuit of Color Television Receiver
KR880006836A (en) Equipment for demodulating frequency modulated signals
KR900019425A (en) AFC device
KR940027591A (en) SECAM chroma processing circuit and frequency automatic adjustment circuit
KR880013393A (en) Demodulation Circuit for TV Voice Multiple Signals

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20010625

Year of fee payment: 7

LAPS Lapse due to unpaid annual fee