KR920015509A - Multi-layered thin film structure of metal wiring - Google Patents

Multi-layered thin film structure of metal wiring Download PDF

Info

Publication number
KR920015509A
KR920015509A KR1019910000573A KR910000573A KR920015509A KR 920015509 A KR920015509 A KR 920015509A KR 1019910000573 A KR1019910000573 A KR 1019910000573A KR 910000573 A KR910000573 A KR 910000573A KR 920015509 A KR920015509 A KR 920015509A
Authority
KR
South Korea
Prior art keywords
metal wiring
thin film
film structure
film
layered thin
Prior art date
Application number
KR1019910000573A
Other languages
Korean (ko)
Other versions
KR100205437B1 (en
Inventor
곽병호
Original Assignee
문정환
금성일렉트론 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 문정환, 금성일렉트론 주식회사 filed Critical 문정환
Priority to KR1019910000573A priority Critical patent/KR100205437B1/en
Publication of KR920015509A publication Critical patent/KR920015509A/en
Application granted granted Critical
Publication of KR100205437B1 publication Critical patent/KR100205437B1/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

내용 없음No content

Description

금속배선의 다층 박막 구조Multi-layered thin film structure of metal wiring

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제3도는 본 발명에 의한 금속배선의 구조단면도.3 is a structural cross-sectional view of a metal wiring according to the present invention.

Claims (2)

반도체 제조에 있어서, 도전막을 알루미늄막과 알루미늄 산화막으로 이루어진 다층 구조로 형성함을 특징으로 하는 금속배선의 다층박막구조.In the semiconductor manufacturing, the multilayer thin film structure of the metal wiring, characterized in that the conductive film is formed in a multilayer structure consisting of an aluminum film and an aluminum oxide film. 제1항에 있어서, 알루미늄막의 상층에 형성되는 알루미늄 산화막의 두께는 약 1000A - 5000A의 범위의 것으로 하고 알루미늄막의 하층에 형성되는 알루미늄 산화막의 두께는 약500A 이상의 것으로 한것을 특징으로 하는 금속배선의 다층박막구조.2. The multilayer of metal wiring according to claim 1, wherein the thickness of the aluminum oxide film formed on the upper layer of the aluminum film is in the range of about 1000A-5000A and the thickness of the aluminum oxide film formed on the lower layer of the aluminum film is about 500A or more. Thin film structure. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019910000573A 1991-01-15 1991-01-15 Multilayer thin film structure of metal interconnection KR100205437B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019910000573A KR100205437B1 (en) 1991-01-15 1991-01-15 Multilayer thin film structure of metal interconnection

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910000573A KR100205437B1 (en) 1991-01-15 1991-01-15 Multilayer thin film structure of metal interconnection

Publications (2)

Publication Number Publication Date
KR920015509A true KR920015509A (en) 1992-08-27
KR100205437B1 KR100205437B1 (en) 1999-07-01

Family

ID=19309843

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910000573A KR100205437B1 (en) 1991-01-15 1991-01-15 Multilayer thin film structure of metal interconnection

Country Status (1)

Country Link
KR (1) KR100205437B1 (en)

Also Published As

Publication number Publication date
KR100205437B1 (en) 1999-07-01

Similar Documents

Publication Publication Date Title
KR920015527A (en) Semiconductor device
KR890015370A (en) Semiconductor device and manufacturing method thereof
KR890004401A (en) Semiconductor layer structure with aluminum-silicon alloy layer
KR920020618A (en) Wiring connection structure of semiconductor device and manufacturing method thereof
KR920022456A (en) How to Form Copper Wiring
KR870004504A (en) Semiconductor device and manufacturing method thereof
KR900005593A (en) Semiconductor device
KR920015509A (en) Multi-layered thin film structure of metal wiring
KR910001819A (en) Composite board
KR910017624A (en) Semiconductor integrated circuit device
KR910008756A (en) Multi-layered composite structure to withstand heat shock
KR890013680A (en) Capacitor
KR890017765A (en) Semiconductor devices
KR890011127A (en) Oxide superconductor
KR930003336A (en) Wiring Structure of Semiconductor Device
KR900019267A (en) High Sensitivity Triac
KR890011061A (en) Method of forming insulating film between multilayer wiring layers
KR920010871A (en) Semiconductor device with multi-layered wiring structure
KR890010962A (en) Deposition Film for Capacitor
KR920020706A (en) TFT tapered gate wiring
KR920015447A (en) Method of forming dielectric film of semiconductor device
KR920020693A (en) Wiring connection structure of semiconductor device
KR920020241A (en) Manufacturing method of liquid crystal display device
KR900001499A (en) Resin laminated structure
KR960002667A (en) Multi-layer metal film formation method

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20050322

Year of fee payment: 7

LAPS Lapse due to unpaid annual fee